



5

# PCI Express Architecture Link Layer and Transaction Layer

## Test Specification

Revision ~~34~~.0, Version ~~0.79~~

~~June~~ October 30, 2018

---

10





## REVISION HISTORY

<u>Revision</u>	<u>Revision History</u>	<u>Date</u>
2.0	Initial Release	08/11/2008
3.0	Updated to reflect PCI Express 3.0, <del>Rev 3.0 Release</del>	06/06/2013
<u>4.0, 0.3</u>	<u>Updated to reflect PCI Express 4.0, Rev 4.0r0.5</u>	<u>11/12/2015</u>
<u>4.0, 0.5</u>	<u>Updated to reflect PCI Express 4.0, Rev 4.0r0.7</u>	<u>10/14/2016</u>
<u>4.0r0.7</u>	<u>Updated to reflect PCI Express 4.0, Rev 4.0r0.9</u>	<u>06/01/2017</u>
<u>4.0, 0.79</u>	<u>Updated to reflect PCI Express 4.0, Rev 4.0, 1.0</u>	10/30/2018

PCI-SIG® disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein.

Contact the PCI-SIG office to obtain the latest revision of this specification.

Questions regarding this specification or membership in PCI-SIG may be forwarded to:

#### Membership Services

[www.pcisig.com](http://www.pcisig.com)

E-mail: [administration@pcisig.com](mailto:administration@pcisig.com)

Phone: 503-619-0569

Fax: 503-644-6708

#### Technical Support

[techsupp@pcisig.com](mailto:techsupp@pcisig.com)

#### DISCLAIMER

This PCI Code and ID Assignment Specification is provided *as is* with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. PCI Express is a trademark of PCI-SIG.

All other product names are trademarks, registered trademarks, or service marks of their respective owners.

© 2012-2018 PCI SIG. All rights reserved.

## TABLE OF CONTENTS

	<b>1. Introduction .....</b>	<b>1</b>
	1.1 Abbreviations .....	1
	<b>2. General Testing Overview and Topologies .....</b>	<b>3</b>
	<b>3. Test Descriptions.....</b>	<b>9</b>
10	3.1 Data Link Layer Rules .....	9
	3.1.1 Test 41-20 ReservedFieldsDLLPReceive .....	9
	3.1.1.1 Test Introduction .....	9
	3.1.1.2 Notes .....	9
	3.1.1.3 Root Port Test.....	10
15	3.1.1.4 Endpoint Device Test.....	10
	3.1.1.5 Switch and Bridge Downstream Port Test .....	12
	3.1.1.6 Switch and Bridge Upstream Port Test .....	12
	3.2 LCRC and Sequence Number Rules (TLP Transmitter).....	12
	3.2.1 Test 52-10 RetransmitOnNak.....	12
20	3.2.1.1 Root Port Test.....	12
	3.2.1.2 Endpoint Device Test.....	13
	3.2.1.3 Switch and Bridge Downstream Port Test .....	14
	3.2.1.4 Switch and Bridge Upstream Port Test .....	14
	3.2.2 Test 52-11 ReplayTimerTest .....	15
25	3.2.2.1 Root Port Test.....	15
	3.2.2.2 Endpoint Device Test.....	15
	3.2.2.3 Switch and Bridge Downstream Port Test .....	17
	3.2.2.4 Switch and Bridge Upstream Port Test .....	17
	3.2.3 Test 52-12 ReplayNumTest.....	17
30	3.2.3.1 Root Port Test.....	18
	3.2.3.2 Endpoint Device Test.....	18
	3.2.3.3 Switch and Bridge Downstream Port Test .....	19
	3.2.3.4 Switch and Bridge Upstream Port Test .....	19
	3.2.4 Test 52-20 LinkRetrainOnRetryFail .....	20
35	3.2.4.1 Root Port Test.....	20
	3.2.4.2 Endpoint Device Test.....	21
	3.2.4.3 Switch and Bridge Downstream Port Test .....	24
	3.2.4.4 Switch and Bridge Upstream Port Test .....	24
	3.2.5 Test 52-100 ReplayTLPOrder .....	24
40	3.2.5.1 Root Port Test.....	24
	3.2.5.2 Endpoint Device Test.....	25
	3.2.5.3 Switch and Bridge Downstream Port Test .....	27
	3.2.5.4 Switch and Bridge Upstream Port Test .....	27

## TABLE OF CONTENTS

5	3.2.6	Test 52-150 CorruptedDLLP .....	27
	3.2.6.1	Root Port Test.....	27
	3.2.6.2	Endpoint Device Test.....	28
	3.2.6.3	Switch and Bridge Downstream Port Test .....	30
	3.2.6.4	Switch and Bridge Upstream Port Test .....	30
10	3.2.7	Test 52-160 UndefinedDLLPEncoding.....	30
	3.2.7.1	Root Port Test.....	32
	3.2.7.2	Endpoint Device Test.....	32
	3.2.7.3	Switch and Bridge Downstream Port Test .....	34
	3.2.7.4	Switch and Bridge Upstream Port Test .....	34
15	3.2.8	Test 52-170 WrongSeqNumInAckDLLP.....	34
	3.2.8.1	Root Port Test.....	34
	3.2.8.2	Endpoint Device Test.....	35
	3.2.8.3	Switch and Bridge Downstream Port Test .....	41
	3.2.8.4	Switch and Bridge Upstream Port Test .....	41
20	3.3	LCRC and Sequence Number (TLP Receiver) .....	41
	3.3.1	Test 53-20 BadLCRC .....	41
	3.3.1.1	Root Port Test.....	41
	3.3.1.2	Endpoint Device Test.....	43
	3.3.1.3	Switch and Bridge Downstream Port Test .....	46
25	3.3.1.4	Switch and Bridge Upstream Port Test .....	46
	3.3.2	Test 53-31 DuplicateTLPSeqNum.....	47
	3.3.2.1	Root Port Test.....	47
	3.3.2.2	Endpoint Device Test.....	47
	3.3.2.3	Switch and Bridge Downstream Port Test .....	49
30	3.3.2.4	Switch and Bridge Upstream Port Test .....	49
	3.3.3	Test 53-32 WrongTLPSeqNum .....	49
	3.3.3.1	Root Port Test.....	49
	3.3.3.2	Endpoint Device Test.....	50
	3.3.3.3	Switch and Bridge Downstream Port Test .....	51
35	3.3.3.4	Switch and Bridge Upstream Port Test .....	51
	3.3.4	Test 53-40 Nullified TLP .....	51
	3.3.4.1	Root Port Test.....	52
	3.3.4.2	Endpoint Device Test.....	52
	3.3.4.3	Switch and Bridge Downstream Port Test .....	54
40	3.3.4.4	Switch and Bridge Upstream Port Test .....	55
	3.4	Transaction Layer Rules.....	55
	3.4.1	Test 54-12 TXN_BFT_RequestCompletion_UR .....	55
	3.4.1.1	Root Port Test.....	55
	3.4.1.2	Endpoint Device Test.....	56
45	3.4.1.3	Switch and Bridge Downstream Port Test .....	59
	3.4.1.4	Switch and Bridge Upstream Port Test .....	59

## TABLE OF CONTENTS

5	3.4.2	Test 54-20 BadECRC .....	60
	3.4.2.1	Root Port Test.....	60
	3.4.2.2	Endpoint Device Test.....	61
	3.4.2.3	Switch and Bridge Downstream Port Test .....	70
	3.4.2.4	Switch and Bridge Upstream Port Test .....	70
10	3.4.3	Test 54-30 Poisoned TLP .....	71
	3.4.3.1	Root Port Test.....	71
	3.4.3.2	Endpoint Device Test.....	72
	3.4.3.3	Switch and Bridge Downstream Port Test .....	78
	3.4.3.4	Switch and Bridge Upstream Port Test .....	78
15	3.5	Test 55-10 Reserved Bits in Training Sequences.....	79
	3.5.1	Endpoint Device Test.....	79
	3.5.2	Root Port Test.....	80
	3.5.3	Switch and Bridge Test.....	81
	3.6	Test 56-10 De-emphasis Request During Speed Change .....	81
20	3.7	Link Equalization.....	82
	3.7.1	Test 57-10 Adjusting Initial Preset for 8.0 GT/s .....	82
	3.7.1.1	DUT is a Motherboard or a Downstream Switch Port .....	82
	3.7.1.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	84
	3.7.2	Test 57-11 Adjusting Initial Preset for 16.0 GT/s .....	85
25	3.7.2.1	DUT is a Motherboard or a Downstream Switch Port .....	85
	3.7.2.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	86
	3.7.3	Test 58-10 Adjusting Presets for 8.0 GT/s .....	88
	3.7.3.1	DUT is a Motherboard or a Downstream Switch Port .....	88
	3.7.3.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	93
30	3.7.4	Test 58-11 Adjusting Presets for 16.0 GT/s .....	97
	3.7.4.1	DUT is a Motherboard or a Downstream Switch Port .....	97
	3.7.4.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	102
	3.7.5	Test 59-10 Adjusting Coefficients for 8.0 GT/s .....	106
	3.7.5.1	DUT is a Motherboard or a Downstream Switch Port .....	106
35	3.7.5.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	119
	3.7.6	Test 59-11 Adjusting Coefficients for 16.0 GT/s .....	131
	3.7.6.1	DUT is a Motherboard or a Downstream Switch Port .....	131
	3.7.6.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	144
	3.7.7	Test 5x-11 Equalization Redo for 16.0 GT/s .....	157
40	3.7.7.1	DUT is a Motherboard or a Downstream Switch Port .....	157
	3.7.7.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	157
	3.8	Loopback.....	159
	3.8.1	Test 60-10 Loopback through Configuration.Linkwidth.Start (Informational) .....	159
	3.8.1.1	DUT is a Motherboard or a Downstream port of a Switch or Bridge .....	160
45	3.8.1.2	DUT is an Add-in Card or an Upstream port of a Switch or Bridge .....	161

## TABLE OF CONTENTS

5	3.8.2	Test 60-20 Loopback Through Recovery.Idle (Informational) .....	162
	3.8.2.1	DUT is a Motherboard or a Downstream port of a Switch or Bridge .....	162
	3.8.2.2	DUT is an Add-in Card or an Upstream port of a Switch or Bridge .....	165
	3.9	Function Level Reset (FLR).....	168
	3.9.1	Test 61-10 Check the Behavior of the DUT During FLR .....	169
10	3.9.2	Test 61-20 Check Whether the Physical and Data Link Layers are Reset After a FLR.....	170
	3.9.3	Test 62-10 Check if Upstream Port DUT Sends LTR Message After the LTR Enable has been Set/Cleared and the Format of the Message .....	171
	3.9.4	Test 62-20 Check if Upstream Port DUT Sends LTR Message After the Device has been Directed to Non-D0 State .....	172
15	3.9.5	Test 62-30 Check if Upstream Port DUT has LTR Message Sent by a Multifunction Device .....	174
	3.10	Link Partner Enters and Exits Compliance Mode .....	174
	3.10.1	Test 63-10 Force the DUT into Compliance and Then Train it Out (Informational) .....	174
20	3.10.2	Test 63-20 The PTC Goes to Compliance and Lets the DUT Train the PTC Out of Compliance Mode (Informational) .....	175
	3.11	SKP Processing .....	176
	3.11.1	DUTs That Support One Clock.....	179
	3.11.2	Test 64-20 L0 for 2.5 GT/s and 5.0 GT/s (Informational).....	181
	3.11.3	Test 64-30 L0s Behavior for 2.5 GT/s and 5.0 GT/s (Informational) .....	181
25	3.11.4	Test 64-40 L0 Behavior for 8.0 GT/s and 16.0 GT/s (Informational).....	183
	3.11.4.1	DUT is a Motherboard or a Downstream Port of a Switch.....	183
	3.11.4.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	185
	3.11.5	Test 64-52 Modified Compliance Pattern at 5.0 GT/s Behavior (Informational).....	187
	3.11.6	Test 64-50 Modified Compliance Pattern at 8.0 GT/s Behavior (Informational).....	188
30	3.11.7	Test 64-51 Modified Compliance Pattern at 16.0 GT/s Behavior (Informational).....	190
	3.11.8	Test 64-60 Multi-lane Test (Informational) .....	191
	3.12	Test 65-10 L1 for D3 State .....	192
	3.12.1	DUT is a Motherboard or a Downstream Port of a Switch or Bridge.....	192
	3.12.2	DUT is an Add-in Card or an Upstream Port of a Switch or Bridge.....	193
35	3.13	Test 66-10 Test ASPM-L1 .....	194
	3.13.1	Root Port Test.....	195
	3.13.2	Endpoint Device Test.....	197
	3.13.3	Switch and Bridge Downstream Port Test .....	200
	3.13.4	Switch and Bridge Upstream Port Test .....	201
40	3.14	Capture Bus Number and Device Number.....	202
	3.14.1	Test 67-10 Check if Upstream Port DUT Captures Bus Number and Device Number (non-ARI only).....	202
	3.15	Data Link Feature Exchange .....	205
	3.15.1	Test 68-10 Data Link Feature Packet.....	205
45	3.15.1.1	DUT is a Motherboard or a Downstream Switch Port.....	205
	3.15.1.2	DUT is an Add-in Card or an Upstream Port of a Switch.....	211

## TABLE OF CONTENTS

5	<b>Appendix A.    MACROS .....</b>	<b>219</b>
	A.1    Protocol Test Card (PTC) Related .....	219
	A.1.1    MACRO_POLL_PTC_FOR_LINK_RETRAINING () .....	219
	A.1.2    MACRO_POLL_DUT_FOR_LINK_RETRAINING () .....	219
	A.1.3    MACRO_PTC_ARM () .....	219
10	A.1.4    MACRO_PTC_DISARM () .....	219
	A.1.5    MACRO_PTC_STATUS (ACTION_COUNT) .....	220
	A.1.6    MACRO_PTC_CONFIG_TRACE_BUF (FILTER, DIRECTION) .....	220
	A.1.7    MACRO_PTC_PROGRAM (PTC_ACTION, PATTERN_TO_MATCH, ACTION COUNT) .....	220
15	A.1.8    MACRO_READ_CONFIG_DATA_FROM_PTC (QUAL) .....	221
	A.1.9    MACRO_READ_CONFIG_DATA_FROM_KEP (QUAL) .....	221
	A.1.10    MACRO_READ_CONFIG_DATA_FROM_DUT (QUAL) .....	222
	A.1.11    MACRO_READ_DATA_FROM_PTC (START_ADDR, BYTE_COUNT, BAR_NUM) .....	222
	A.1.12    MACRO_READ_DATA_FROM_KEP (START_ADDR, BYTE_COUNT, BAR_NUM) .....	222
20	A.1.13    MACRO_WRITE_DATA_TO_PTC (START_ADDR, DATA_PATTERN, BYTE_COUNT, BAR_NUM) .....	223
	A.1.14    MACRO_WRITE_DATA_TO_KEP (START_ADDR, DATA_PATTERN, BYTE_COUNT, BAR_NUM) .....	223
	A.1.15    MACRO_PTC_CLEANUP () .....	223
25	A.2    GENERAL .....	224
	A.2.1    MACRO_ENABLE_LINK (ACTION) .....	224
	A.2.2    Procedure to Reach L0 at 2.5 GT/s (or to Enter Recovery.RcvrLock at higher speed) .....	224
	A.2.2.1    DUT is a Motherboard or a Downstream Switch Port .....	224
	A.2.2.2    DUT is an Add-in Card or an Upstream Switch Port .....	227
30	A.2.3    Procedure to Reach L0 at 5.0 GT/s .....	228
	A.2.4    Procedure to Reach L0 at 8.0 GT/s .....	229
	A.2.4.1    DUT is a Motherboard or a Downstream Port of a Switch .....	229
	A.2.4.2    DUT is an Add-in Card or an Upstream Port of a Switch .....	230
	A.2.5    Procedure to Reach L0 at 16.0 GT/s .....	232
35	A.2.5.1    DUT is a Motherboard or a Downstream Port of a Switch .....	232
	A.2.5.2    DUT is an Add-in Card or an Upstream Port of a Switch .....	234
	<b>Appendix B.    Acknowledgements .....</b>	<b>237</b>

5

LIST OF FIGURES

Figure 1. Transaction Layer Basic Test Topology ..... 3

Figure 2. Platform Test Topology..... 6

Figure 3. Endpoint Test Topology..... 7

Figure 4. Switch Test Topology ..... 7

10

LIST OF TABLES

Table 1. Generic SKP Intervals ..... 178

Table 2. Symbol Descriptions ..... 224

15



# 1. Introduction

This test specification primarily covers testing of PCI Express<sup>®</sup> Device and Port types for compliance with the link layer and transaction layer requirements of the *PCI Express Base Specification*. Device and Port types that do not have a link (e.g., Root Complex Integrated Endpoints, Root Complex Event Collectors) are not tested under this test specification. While the test environment can accommodate the presence of a Retimer, it will not test the Retimer itself. At this point, this test specification does not describe the full set of PCI Express tests for all link layer or transaction layer requirements.

**Commented [FN1]:** B40: Extension Devices ECN creates Retimers, but DUT cannot be a Retimer. DUT may be behind a Retimer though.

One part of this test specification provides a list of definitions pertaining to the link layer. Another part of this document contains a list of test definitions pertaining to the transaction layer. Test descriptions provide more detailed information (algorithm, test set up, results interpretation, etc.) on how devices are tested.

In addition to the test definitions specified in this test specification, devices must also meet other applicable requirements described in the latest versions of the following documents as well as any other criteria required by the PCI-SIG:

- *PCI Express Architecture PHY Test Specification*
- *PCI Express Architecture Configuration Space Test Specification*
- *Platform BIOS Test Considerations for PCI Express Architecture*

## 1.1 Abbreviations

### □ OS – Ordered Set

- BAR – Base Address Register
- DUT – Device Under Test
- KEP – Known End Point
- PTC – Protocol Test Card

## 2. General Testing Overview and Topologies

Figure 1 shows the connection between the PTC card and the test control system.




Figure 1. Transaction Layer Basic Test Topology

Figure 2-1 shows the connection between the PTC card and the test control system.

Advanced Error reporting is an optional capability documented in the *PCI Express Base Specification*. However, if a DUT implements such capability, it must meet the requirements laid out in the *PCI*

5 *Express Base Specification*. Hence in the test definitions, the check for advanced error reporting requirements shall be applicable only if the DUT implements it.

In order to test at the link layer or the transaction layer, it is assumed that the test equipment will have the following capabilities:

**Commented [FN2]:** TBD: What about CLKREQ# support?

10 ☐ The test equipment allows any DUT with up to x16 PCI Express lane width to be connected to the golden system, supporting either non-reversed or reversed lane ordering. (The test equipment is not required to physically route more than x1 PCI Express lanes, but it is not precluded from doing so.)

15 ☐ If the test equipment physically routes more than x1 PCI Express lanes, it must support all link widths between x1 and xN (where N is the number of physically routed lanes), allowed under the specific *PCI Express Base Specification* revision.

☐ The test equipment supports all data rates allowed under the appropriate revision of the *PCI Express Base Specification* (see Section 3, *Test Descriptions*).

20 ☐ The test equipment, in normal operating mode, supports presenting itself as a PCI Express port with a PCI Express Physical Layer. (The test equipment is not precluded from optionally supporting a secondary mode where it presents itself as a different type of port, but its primary operating mode must be as a PCI Express port.)

**Commented [FN3]:** B40: In normal operation PTC should not appear as a Retimer. In normal operation PTC should not use M-PCIe PHY.

☐ The test equipment supports any necessary Link Equalization procedures, defined in the appropriate revision of the *PCI Express Base Specification*.

25 ☐ The DUT will operate normally (though perhaps at reduced performance levels) with its drivers loaded and executing all applicable applications with the right configuration.

☐ The test equipment has the following minimum capabilities:

- Intentionally generate a NAK DLLP for matching TLPs from the DUT.
- Intentionally ignore (no ACK or NAK DLLP generated) for matching TLPs from the DUT.
- Delay ACK or NAK DLLP generation within both legal and illegal boundaries.
- 30 • Drop and delay matching TLPs to and from the DUT.
- Corrupt different CRCs and TLP Digest fields of TLPs and DLLPs to and from the DUT.
- Generate incorrect sequence numbers in ACK and NAK DLLPs to and from the DUT.
- Generate and receive traffic from the platform: have basic Master/Target memory and message capabilities.
- 35 • Generate Set\_Slot\_Power\_Limit messages (under test software control), when the test equipment is supplying more than the minimum defined power from the slot connector.
- Give test software control on when the test conditions are to be applied through the ARM and DISARM commands. The test equipment will only apply the test conditions between ARM and DISARM.
- 40 • Test equipment has Configuration Space that can be exposed to the DUT. The Configuration Space may be populated by test software.
- Test equipment must report ARI Forwarding Supported=1 (or be configurable by test software to report this) when configured as a Downstream Port.
- 45 • Test equipment has some memory resources (at least 4 KB) behind one of its BARs (Base Address register) and the test software can use it as either scratch pad memory or trace buffer memory.

- Get the status from the test equipment on where it is in the process of applying the test conditions. In this document, it is assumed that the test equipment can assert the test conditions multiple times (programmable) and that the status indicates how many times the test equipment still needs to assert them. A count of zero indicates the test equipment has asserted the test conditions.
- The test equipment can apply similar test conditions to a platform under test or an add-in card under test. Hence it shall have suitable operating modes.
- The test equipment will support a PCI Express CEM specification compliant slot connector that will accept an edge connector that is x16 width.
- The test equipment will provide a PCI Express CEM specification compliant edge connector that will fit in a PCI Express slot connector. (The width of the edge connector is not defined but must be at least x1.)
- The test equipment will not consume more than the PCI Express CEM specification defined amount of power from the edge connector. Any additional power required by the test equipment or for the slot connector, must be supplied by an external power connector.
- The test equipment will provide the PCI Express CEM specification defined amount of power to the slot connector.
- The test equipment will not exceed the physical add-in card volume of a single-size (i.e., one slot wide) add-in card, defined by the PCI Express CEM specification. (Exception: The height dimension of the card may exceed the specification allowed card height in the area where the slot connector is. If, optionally, the slot connector is detachable, then the card minus the detached slot connector must not exceed the specification allowed card height in any area.)
- The test equipment will ensure that all physical add-in card volumes supported by the PCI Express CEM specification will be able to plug into the slot connector. (This includes supporting triple-size add-in cards that have a single edge connector, but the total volume of three cards.)

While not mandatory, the test equipment ~~may~~supports the following capabilities:

- The test equipment may tolerate ASPM protocols (e.g., L0s, L1) from the DUT.  
Going forward, test equipment with all the above characteristics and capabilities will be referred to as the Protocol Test (PTC) card in this document. To facilitate testing of both platforms and add-in cards, the PTC will have the following modes of operation:
- Platform Test Mode – PTC will apply the test conditions to a Downstream Port DUT (e.g., Root Port, Switch Downstream Port, or PCI/PCI-X to PCI Express Bridge) integrated on a motherboard that it is plugged into. The overall topology (platform + PTC) is referred to as the Platform Test Topology and is shown below in ~~Figure 2-2~~Figure 2-2. In the test descriptions, this configuration is listed under the title: ~~Root Port Test~~Root Port Test.
- Add-in Card Test Mode – PTC will apply the test conditions to an Upstream Port DUT (e.g., Endpoint, Switch Upstream Port, or PCI Express to PCI/PCI-X Bridge) on an add-in card plugged into the PTC. The topology (platform + PTC + add-in card) is referred to as the Endpoint Test Topology and is shown in ~~Figure 2-3~~Figure 2-3. In the test descriptions, this configuration is listed under the titles: ~~Endpoint Device Test~~Endpoint Device Test, ~~Switch and Bridge Upstream Port Test~~Switch Upstream Port Test, ~~PCI Express to PCI/PCI X Bridge Test~~.

Platform Test Mode (add-in Switch card) – PTC will apply the test conditions to a Downstream Port DUT (e.g., Switch Downstream Port, PCI/PCI-X to PCI Express Bridge) on an add-in card plugged into the platform on one end and the PTC on the other. The topology (platform + add-in card + PTC) is referred to as the Switch Test Topology and is shown in [Figure 2–4](#). In the test descriptions, this configuration is listed under the title: [Switch and Bridge Downstream Port Test](#).

The relevant macros for use with PTC are defined in [Appendix A](#). The purpose of the macros is to make the test definition writing consistent and focus on the functionality rather than on any test equipment implementation. Examples of test topology are shown in [the figures that follow](#). Figure 2, Figure 3, and Figure 4.





Figure 2. Platform Test Topology



5 Figure 3. Endpoint Test Topology




Figure 4. Switch Test Topology



## 3. Test Descriptions

All tests are run at 2.5 GT/s for DUTs that support up to 2.5 GT/s, at both 2.5 GT/s and 5.0 GT/s for DUTs that support up to 5.0 GT/s, and at all of 2.5 GT/s, 5.0 GT/s, and 8.0 GT/s for DUTs that support up to 8.0 GT/s, and at all of 2.5 GT/s, 5.0 GT/s, 8.0 GT/s, and 16.0 GT/s for DUTs that support up to 16.0 GT/s.

Commented [FN4]: B40: Add 16.0 GT/s.

When testing multi-function DUTs, error reporting shall only be enabled (when required) in the Device Control register and the SERR# Enable bit (Command register) for the DUT function currently being tested; and disabled for all the other functions in the DUT. The error log registers will only be checked in the DUT function currently being tested (if it exists). The platform shall be configured so that it can tolerate receiving any error message from the DUT. Specifically, the Root Port that originates the link hierarchy connected to the DUT shall have its Root Control register programmed so that it will not generate any system errors whenever it receives an error message from the DUT.

When testing multi-function DUTs, any link specific settings will be modified through ~~E~~function 0, regardless of which DUT function is currently being tested.

### 3.1 Data Link Layer ~~Packet~~ Rules

#### 3.1.1 Test 41-20 ReservedFieldsDLLPReceive

##### 3.1.1.1 Test Introduction

The intent of this test is to verify that the DUT ignores reserved fields (when they are set to arbitrary data) in an ACK DLLP.

##### 3.1.1.2 Notes:

- Test applies to all PCI Express port types.
- Test could optionally be extended to cover all DLLP types as deemed necessary.
- DATA\_BUF – holds the data read back from the device.



### 3.1.1.3 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and PTC is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for PTC loaded and functioning.
- PTC is disarmed and no trigger conditions set up.

#### Procedure:

1. MACRO\_PTC\_PROGRAM (CORRUPT\_RESERVED\_FIELDS\_ACK\_DLLP, CONFIG\_RD\_REQ, 1) // PTC will use non-zero values in at least one reserved field of the ACK DLLP generated for this TLP.
2. MACRO\_PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION COUNT)
5. MACRO\_PTC\_CLEANUP ()
6. Verify that the DUT did not retransmit the same CONFIG\_RD\_REQ TLP. If the DUT meets these criteria, the DUT passes the test.
7. If the DUT did retransmit the CONFIG\_RD\_REQ TLP, log it as DUT's failure.

### 3.1.1.4 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and Endpoint (DUT) is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

**Procedure:**

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - c. MACRO\_PTC\_PROGRAM (CORRUPT\_RESERVED\_FIELDS\_ACK\_DLLP,  
CONFIG\_RD\_COMPLETION, 1) // PTC will use non-zero values in at least one  
reserved field of the ACK DLLP generated for CONFIG\_RD\_COMPLETION TLP.
  - d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
  - f. MACRO\_PTC\_DISARM ()
  - g. MACRO\_READ\_DATA\_FROM\_PTC ()
  - h. Verify that:
    - i. DUT did not retransmit the CONFIG\_RD\_COMPLETION TLP.
    - ii. Verify that the DUT did not set any error status bits in Device Status register.
  - i. If the DUT meets all the above criteria, the DUT passes the test for Function 0.
  - j. If the DUT retransmitted the TLP as above, or if any error status bits are set in Device Status register, log it as DUT's failure.
2. For (Function=1; Function=7; Function++) in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - c. MACRO\_PTC\_PROGRAM (CORRUPT\_RESERVED\_FIELDS\_ACK\_DLLP,  
ANY\_TLP, 1) // ANY\_TLP could be Config\_Rd\_Completion with Completion Status of  
either Successful Completion or Unsupported Request depending on whether the Function  
exists.
  - d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT  
(VENDOR\_DEV\_ID)
  - f. MACRO\_PTC\_DISARM ()
  - g. MACRO\_READ\_DATA\_FROM\_PTC ()
  - h. Verify that:
    - i. DUT did not retransmit the CONFIG\_RD\_COMPLETION TLP.
    - ii. Verify that the DUT did not set any error status bits in Device Status register other  
than Unsupported Request Detected (bit 3) or Correctable Error Detected (bit 0).
  - i. If the DUT meets above criteria, the DUT passes the test.
  - j. If the DUT retransmitted the TLP as above, or if any error status bits are set in Device Status register, log it as DUT's failure.
3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.1.1.5 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.1.1.6 Switch and Bridge Upstream Port Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Algorithm same as in the Endpoint Device Test case except the DUT is the Switch's or Bridge's upstream port.

## 3.2 LCRC and Sequence Number Rules (TLP Transmitter)

### 3.2.1 Test 52-10 RetransmitOnNak

#### Test Introduction

The intent of this test is to ~~ensure~~verify that a DUT will retransmit a ~~transaction~~TLP for which a NAK DLLP has been returned.

#### Section Notes:

- Test applies to all PCI Express port types.
- DATA\_BUF – holds the data read back from the device.

#### 3.2.1.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and PTC is the completer for that request.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

**Procedure:**

1. MACRO\_PTC\_PROGRAM (NAK, CONFIG\_RD\_REQ, 1)
2. MACRO\_PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION COUNT)
5. MACRO\_PTC\_CLEANUP ()
6. Verify that the DUT retransmits the CONFIG\_RD\_REQ TLP for which it received the NAK DLLP. If it did, the DUT passes the test.
7. If the DUT did not retransmit the CONFIG\_RD\_REQ TLP as above, log it as the DUT's failure.

**3.2.1.2 Endpoint Device Test****Topology:**

Endpoint Test Topology, PTC in Add-in **Card** Test mode

**Section Notes:**

Root Port is the CONFIG\_RD requester and Endpoint (DUT) is the completer for that request.

**Initial Conditions:**

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is ~~disarmed~~ and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

**Procedure:**

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - c. MACRO\_PTC\_PROGRAM (NAK, CONFIG\_RD\_COMPLETION, 1)
  - d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
  - f. MACRO\_PTC\_DISARM ()
  - g. MACRO\_READ\_DATA\_FROM\_PTC ()
  - h. Verify that:
    - i. CONFIG\_RD\_COMPLETION TLP for which a NAK DLLP is received is retransmitted by the DUT.
    - ii. Verify that the DUT did not set any error status bits in Device Status register.
  - i. If all of the conditions in the above step are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

2. For (Function=1; Function=7; Function++) in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - c. MACRO\_PTC\_PROGRAM (NAK, ANY\_TLP, 1) // ANY\_TLP could be Config\_Rd\_Completion with Completion Status of either Successful Completion or Unsupported Request depending on whether the Function exists.
  - d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
  - f. MACRO\_PTC\_DISARM ()
  - g. MACRO\_READ\_DATA\_FROM\_PTC ()
  - h. Verify that:
    - i. CONFIG\_RD\_COMPLETION TLP for which a NAK DLLP is received, is retransmitted by the DUT.
    - ii. Verify that the DUT did not set any other error status bits in Device Status register other than Unsupported Request Detected (bit 3) or Correctable Error Detected (bit 0).
  - i. If all the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.
3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.1.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch ~~T~~est ~~T~~opology, PTC in ~~P~~latform ~~T~~est mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.1.4 Switch and Bridge Upstream Port ~~Bridge~~ Test

#### Topology:

Endpoint Test Topology, PTC in Add-in ~~C~~ard Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.2.2 Test 52-11 ReplayTimerTest

### Test Introduction

The intent of this test is to ~~ensure~~verify that a DUT's REPLAY\_TIMER will cause it to retransmit a ~~transaction~~TLP when it does not receive either an ACK or a NAK. Also, it verifies that a correctable error message is controlled by the enable and mask bits.

### Notes:

- ❑ Test applies to all PCI Express port types.
- ❑ DATA\_BUF – holds the data read back from the device.

### 3.2.2.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and the PTC is the completer for that request.

#### Initial Conditions:

- ❑ Platform is up and running, with drivers for the PTC loaded and functioning.
- ❑ PTC is disarmed, and no trigger conditions set up.

#### Procedure:

1. MACRO\_PTC\_PROGRAM (NO\_ACK\_NAK, CONFIG\_RD\_REQ, 1)
2. MACRO\_PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION COUNT)
5. MACRO\_PTC\_CLEANUP ()
6. Verify that the DUT retransmits the CONFIG\_RD\_REQ TLP for which it received no ACK or NAK DLLP. If it did, the DUT passes the test.
7. If the DUT did not retransmit the CONFIG\_RD\_REQ TLP as above, log it as DUT's failure.

### 3.2.2.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and Endpoint (DUT) is the completer for that request in this test.

#### Initial Conditions:

- ❑ Platform is up and running, with drivers for the PTC loaded and functioning.
- ❑ PTC is disarmed, and no trigger conditions set up.
- ❑ DUT is running default traffic (if any) – that is, no application started yet.

**Procedure:**

## 1. For Function 0 in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (NO\_ACK\_NAK, CONFIG\_RD\_COMPLETION, 1)
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()

## h. Verify that:

- i. Only Correctable Error **Detected** bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
  - ii. CONFIG\_RD\_COMPLETION TLP is retransmitted by the DUT.
  - iii. If error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- i. If all of the conditions in the above step are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

## 2. For (Function=1; Function=7; Function++) in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (NO\_ACK\_NAK, ANY\_TLP, 1) // ANY\_TLP could be Config\_Rd\_Completion with Completion Status of either Successful Completion or Unsupported Request depending on whether the Function exists.
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()

## h. Verify that:

- i. Correctable Error **Detected** bit (bit 0) in the DUT's Device Status register is set. Depending on whether the function exists or not the Unsupported Request **Detected** bit (bit 3) in the DUT's Device Status register is ~~allowed to be set to 1~~, but the DUT did not set any other error status bits in Device Status register.
- ii. CONFIG\_RD\_COMPLETION TLP is retransmitted by the DUT.
- iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
- iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.

- i. If all of the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.
3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.2.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.2.4 Switch and Bridge Upstream ~~Bridge~~ Port Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.2.3 Test 52-12 ReplayNumTest

### Test Introduction

The intent of this test is to ~~ensure~~verify that a DUT will keep retransmitting a ~~transaction~~transaction TLP for which a NAK DLLP has been issued until the number of times its REPLAY\_NUM supports.

#### Notes:

- Test applies to all PCI Express port types.
- REPLAY\_NUM – holds the maximum number of times a DUT can retransmit a TLP without causing link retraining.
- DATA\_PATTERN – 0xa5b4c3d2 (arbitrarily chosen).
- BYTE\_COUNT – number of bytes written into the PTC memory with the specified pattern – use value of one (forces a single TLP in all cases that can be NAKed).
- DATA\_BUF – holds the data read back from the device.



### 3.2.3.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and the PTC is the completer for that request.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

#### Procedure:

1. Set `REPLAY_NUM = 3`.
2. `MACRO_PTC_PROGRAM (NAK, CONFIG_RD_REQ, REPLAY_NUM)`
3. `MACRO_PTC_ARM ()`
4. `DATA_BUF = MACRO_READ_CONFIG_DATA_FROM_PTC (VENDOR_DEV_ID)`
5. `MACRO_PTC_STATUS (ACTION COUNT)`
6. `MACRO_PTC_CLEANUP ()`
7. Verify that the DUT retransmits the CONFIG\_RD\_REQ TLP for REPLAY\_NUM of times with the same sequence number. If it did, the DUT passes the test.
8. If the DUT did not retransmit the TLP as above, log it as DUT's failure.

### 3.2.3.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode.

#### Section Notes:

Root Port is the CONFIG\_RD requester and the Endpoint (DUT) is the completer for that request.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

#### Procedure:

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. Set `REPLAY_NUM = 3`.
  - c. `MACRO_PTC_CONFIG_TRACE_BUF (TLP_HEADERS_ONLY, UPSTREAM_DIR)`
  - d. `MACRO_PTC_PROGRAM (NAK, CONFIG_RD_COMPLETION, REPLAY_NUM)`
  - e. `MACRO_PTC_ARM ()` // starts the trace buffer capture of all TLP headers from DUT.

- 5        f. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT  
            (VENDOR\_DEV\_ID)
- g. MACRO\_PTC\_DISARM ()
- h. MACRO\_READ\_DATA\_FROM\_PTC ()
- 10        i. Verify that the DUT retransmits the CONFIG\_RD\_COMPLETION for REPLAY\_NUM  
            of times with the same sequence number and no error status bits are set in the Device  
            Status register.
- j. If the DUT meets above criteria, the DUT passes the test for Function 0. Otherwise  
            consider it as DUT's failure.
2. For (Function=1; Function=7; Function++) in DUT:
  - 15        a. Clear Device Status register and verify that none of the error status bits are set.
  - b. Set REPLAY\_NUM = 3.
  - c. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - d. MACRO\_PTC\_PROGRAM (NAK, ANY\_TLP, REPLAY\_NUM) // ANY\_TLP could be  
            Config\_Rd\_Completion with Completion Status of either Successful Completion or  
20        Unsupported Request depending on whether the Function exists.
  - e. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - f. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT  
            (VENDOR\_DEV\_ID)
  - g. MACRO\_PTC\_DISARM ()
  - 25        h. MACRO\_READ\_DATA\_FROM\_PTC ()
  - i. Verify that the DUT retransmits the CONFIG\_RD\_COMPLETION for REPLAY\_NUM  
            of times with the same sequence number. Verify that the DUT did not set any other error  
            status bits other than Unsupported Request Detected bit (bit 3) or Correctable Error  
            Detected (bit 0) depending on whether function exists or not.
  - 30        j. If the DUT meets above criteria, the DUT passes the test. Otherwise consider it as DUT's  
            failure.
3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.3.3 Switch and Bridge Downstream Port Test

#### Topology:

35 Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.3.4 Switch and Bridge Upstream Port ~~Bridge~~ Test

#### Topology:

40 Endpoint Test Topology, PTC in Add-in ~~C~~card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

### 3.2.4 Test 52-20 LinkRetrainOnRetryFail

#### Test Introduction

The intent of this test is to ~~ensure~~**verify** that the link connected to the DUT will go into retraining after trying for REPLAY\_NUM of times to get a TLP acknowledged and failing because it receives NAK DLLPs instead. It will also ~~test~~**verify** that while in retraining the retry buffer and link states are not changed and that the TLP in the retry buffer is retransmitted after link retraining completes. Also, it verifies that a REPLAY NUM Rollover error is logged. Finally, it verifies that a correctable error message is controlled by the enable and mask bits.

#### Section Notes:

- ❑ Test applies to all PCI Express port types.
- ❑ REPLAY\_NUM – holds the maximum number of times a DUT can retransmit a TLP without causing link retraining. Use one more than this to cause retraining of link while still keeping Physical LinkUp = 1.
- ❑ DATA\_BUF – holds the data read back from the device.

#### 3.2.4.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

- ❑ Root Port (DUT) is the MEM\_RD requester and PTC is the completer for that request.
- ❑ This memory read request target is the memory behind the PTC allocated through the BAR mechanism.

#### Initial Conditions:

- ❑ Platform is up and running, with drivers for the PTC loaded and functioning.
- ❑ PTC is disarmed, and no trigger conditions set up.

#### Procedure:

1. Set REPLAY\_NUM = 3.
2. MACRO\_PTC\_PROGRAM (NAK, CONFIG\_RD\_REQ, REPLAY\_NUM+1)
3. MACRO\_PTC\_ARM ()
4. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
5. MACRO\_POLL\_DUT\_FOR\_LINK\_RETRAINING () // of the root port Link Status register connected to the PTC.
6. Verify that link got successfully retrained (confirm via a protocol analyzer if needed). If not, treat it as DUT failure.
7. MACRO\_PTC\_STATUS (POLL) // verify the action count is zero.
8. MACRO\_PTC\_CLEANUP ()
9. Verify that the link did not change its state. That is, the link should be in active state while undergoing link retraining (by checking to see that the TS1 and TS2 sequences keep the lane

and link numbers intact while retraining, and UpdateFC DLLPs are exchanged instead of InitFCx DLLPs ~~for Data Link Feature DLLPs~~. If not, treat it as DUT's failure.

**Commented [FN5]:** B40: For 16.0 GT/s these are Data Link Feature DLLPs followed by InitFCx DLLPs.

10. Verify that DATA\_BUF contains the Vendor and Device IDs of the PTC, written after the link got retrained. If not, treat it as DUT's failure.

### 3.2.4.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in ~~C~~card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and the Endpoint (DUT) is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

#### Procedure:

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. Set REPLAY\_NUM = 3.
  - c. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - d. MACRO\_PTC\_PROGRAM (NAK, CONFIG\_RD\_COMPLETION, REPLAY\_NUM+1)
  - e. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - f. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
  - g. MACRO\_POLL\_PTC\_FOR\_LINK\_RETRAINING ()//of the port connected to the DUT.
  - h. MACRO\_PTC\_DISARM ()
  - i. MACRO\_READ\_DATA\_FROM\_PTC ()
  - j. Verify that:
 

**CASE 1: PCIe1.0a ~~or later, PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error - AER Implemented**  
**~~AER IMPLEMENTED FLAG=1~~**

    - i. Link got successfully retrained through Link Status register of the PTC (confirm via a protocol analyzer if needed), an error is logged in the DUT's port register for REPLAY\_NUM overflow, and that an error message is generated by the DUT. If not, treat it as DUT failure.
    - ii. Verify that DUT retransmitted Configuration data after the link retraining. If not, treat it as DUT failure.

- iii. Only Correctable Error **Detected** bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
- iv. If the REPLAY\_NUM Rollover error is not masked in the Correctable Error Mask register (bit 8) of AER:
  - 1) REPLAY\_NUM Rollover **S**tatus bit (bit 8) in the Correctable Error Status register of ~~the~~ AER is set.
  - 2) If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - 3) If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- v. If the REPLAY\_NUM Rollover error is masked in the Correctable Error Mask register (bit 8) of AER, then no ERR\_COR message is sent.
- vi. If all of the conditions in the above steps are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a or later, ~~PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error – ~~No AER Implemented~~ **AER\_IMPLEMENTED\_FLAG=0****

- i. Link got successfully retrained through Link Status register of the PTC (confirm via a protocol analyzer if needed), an error is logged in the DUT's port register for REPLAY\_NUM overflow and that an error message is generated by the DUT. If not, treat it as DUT failure.
- ii. Verify that DUT retransmitted Configuration data after the link retraining. If not, treat it as DUT failure.
- iii. Only Correctable Error **Detected** bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
- iv. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
- v. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- vi. If all of the conditions in the above steps are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

- 2. For (Function=1; Function=7; Function++) in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. Set REPLAY\_NUM = 3.
  - c. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - d. MACRO\_PTC\_PROGRAM (NAK, ANY\_TLP, REPLAY\_NUM+1) //ANY\_TLP could be Config\_Rd\_Completion with Completion Status of either Successful Completion or Unsupported Request depending on whether the Function exists.
  - e. MACRO\_PTC\_ARM 0 // starts the trace buffer capture of all TLP headers from DUT.
  - f. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
  - g. MACRO\_POLL\_PTC\_FOR\_LINK\_RETRAINING 0//of the port connected to the DUT.

- h. MACRO\_PTC\_DISARM ()
- i. MACRO\_READ\_DATA\_FROM\_PTC ()
- j. Verify that:

**CASE 1: PCIe1.0a or later, ~~PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error - ~~AER~~  
~~Implemented~~AER\_IMPLEMENTED\_FLAG=1**

- i. Link got successfully retrained through Link Status register of the PTC (confirm via a protocol analyzer if needed), an error is logged in the DUT's port register for REPLAY\_NUM overflow and that an error message is generated by the DUT. If not, treat it as DUT failure.
- ii. Verify that DUT retransmitted Configuration data or Unsupported Request (depending on whether the function exists or not) after the link retraining. If not, treat it as DUT failure.
- iii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set. Depending on whether the function exists or not the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is allowed to be set but the DUT did not set any other error status bits in Device Status register.
- iv. If the REPLAY\_NUM Rollover error is not masked in the Correctable Error Mask register (bit 8) of AER:
  - 1) REPLAY\_NUM Rollover Status bit (bit 8) in the Correctable Error Status register of ~~the~~ AER is set.
  - 2) If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - 3) If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- v. If the REPLAY\_NUM Rollover error is masked in the Correctable Error Mask register (bit 8) of AER, then no ERR\_COR message is sent.
- vi. If all of the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a or later, ~~PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error – ~~No AER~~  
~~Implemented~~AER\_IMPLEMENTED\_FLAG=0**

- i. Link got successfully retrained through the Link Status register of the PTC (confirm via a protocol analyzer if needed), an error is logged in the DUT's port register for REPLAY\_NUM overflow, and that an error message is generated by the DUT. If not, treat it as DUT failure.
- ii. Verify that retransmitted Configuration data or Unsupported Request (depending on whether the function exists or not) after the link retraining. If not, treat it as DUT failure.
- iii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set. Depending on whether the function exists or not, the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is allowed to be set but the DUT did not set any other error status bits in Device Status register.
- iv. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
- v. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.

- vi. If all of the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.
- vii. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.4.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.4.4 Switch and Bridge Upstream Port ~~Bridge~~ Test

#### Topology:

Endpoint Test Topology, PTC in Add-in ~~C~~card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.2.5 Test 52-100 ReplayTLPOrder

### Test Introduction

The intent of this test is to verify that the oldest unacknowledged TLP is retransmitted first in replay followed by the other unacknowledged TLPs in the same order that they were transmitted first. Also, it verifies that a correctable error message is controlled by the enable and mask bits.

#### Notes:

- Test applies to all PCI Express port types.
- REPLAY\_NUM – holds the maximum number of times a DUT can retransmit a TLP without causing link retraining. Use one more than this to cause retraining of link while still keeping Physical LinkUp = 1.
- DATA\_BUF – holds the data read back from the device.

### 3.2.5.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

- Root Port (DUT) is the requester and the PTC is the completer for any request in this test.
- This memory read request target is the memory behind the PTC allocated through BAR mechanisms.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed and no trigger conditions set up.

**Procedure:**

1. Set `REPLAY_NUM = 3`.
2. `MACRO_PTC_PROGRAM (NO_ACK_NAK, CONFIG_RD_REQ, REPLAY_NUM)`
3. `MACRO_PTC_ARM ()`
4. `DATA_BUF = MACRO_READ_CONFIG_DATA_FROM_PTC (PCI_COMPATIBLE) //`  
first 24 bytes in DWORD fashion.
5. `MACRO_PTC_STATUS (ACTION COUNT)`
6. `MACRO_PTC_CLEANUP ()`
7. Verify that the trace contains at least one or more replays of multiple TLPs, sent in the original order (based on TLP Sequence Number). If the replays satisfy the order condition, the DUT passes the test.
8. If the replay order does not satisfy the order condition, treat it as DUT's failure.

**3.2.5.2 Endpoint Device Test****Topology:**

Endpoint Test Topology, PTC in Add-in **C**ear'd Test mode

**Section Notes:**

Root Port is the `CONFIG_RD` requester and the Endpoint (DUT) is the completer for that request in this test.

**Initial Conditions:**

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.
- Link training identified in its InitFCs that the Endpoint supports two or more NP credits. If that is not the case, the test is skipped with warning that the test could not be executed.

**Procedure:**

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. `MACRO_PTC_CONFIG_TRACE_BUF (TLP_HEADERS_ONLY, UPSTREAM_DIR)`
  - c. `MACRO_PTC_PROGRAM (NO_ACK_NAK, CONFIG_RD_COMPLETION, 1)`
  - d. `MACRO_PTC_ARM () //` starts the trace buffer capture of all TLP headers from DUT.
  - e. `DATA_BUF = MACRO_READ_CONFIG_DATA_FROM_DUT (VENDOR_DEV_ID)`
  - f. `MACRO_PTC_DISARM ()`
  - g. `MACRO_READ_DATA_FROM_PTC ()`
  - h. Verify that:
    - i. DUT retransmitted `CONFIG_RD_COMPLETION` TLPs.



- ii. Only Correctable Error **Detected** bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
- iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), send ERR\_COR message.
- iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- i. If all of the conditions in the above step are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

2. For (Function=1; Function=7; Function++) in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (NO\_ACK\_NAK, ANY\_TLP, 1-) // ANY\_TLP could be Config\_Rd\_Completion with Completion Status of either Successful Completion or Unsupported Request depending on whether the Function exists.
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()
- h. Verify that:
  - i. DUT retransmitted CONFIG\_RD\_COMPLETION TLPs.
  - ii. Only Correctable Error **Detected** bit (bit 0) or Unsupported Request **Detected** bit (bit 3) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
  - iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), send ERR\_COR message.
  - iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
  - i. If all of the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.

3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.5.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.5.4 Switch and Bridge Upstream Port ~~Bridge~~ Test

#### Topology:

Endpoint Test Topology, PTC in Add-in ~~C~~card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.2.6 Test 52-150 CorruptedDLLP

### Test Introduction

The intent of this test is to ~~ensure~~verify that a DUT recognizes a DLLP with a bad CRC, drops it, and logs a Bad DLLP error. Also, it verifies that a correctable error message is controlled by the enable and mask bits.

#### Notes:

- Test applies to all PCI Express port types.
- DATA\_BUF – holds the data read back from the device.

### 3.2.6.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and the PTC is the completer for that request.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

#### Procedure:

1. MACRO\_PTC\_PROGRAM (CORRUPT\_ACK\_CRC, CONFIG\_RD\_REQ, 1)
2. MACRO\_PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION COUNT)
5. MACRO\_PTC\_CLEANUP ()

6. Verify that the DUT retransmits the CONFIG\_RD\_REQ TLP for which it has received an ACK DLLP with a bad CRC and logs a Bad DLLP error associated with that port. If it did, the DUT passes the test.
7. If the DUT did not retransmit the TLP as above, log it as DUT's failure.

### 3.2.6.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and Endpoint (DUT) is the completer for that request.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

#### Procedure:

1. For Function 0 in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (CORRUPT\_ACK\_CRC, CONFIG\_RD\_COMPLETION, 1)
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()
- h. Verify that:

**CASE 1: PCIe1.0a or later, ~~PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error - AER Implemented**  
**~~AER\_IMPLEMENTED\_FLAG=1~~**

- i. The CONFIG\_RD\_COMPLETION TLP for which the DUT received an ACK DLLP with a bad CRC is retransmitted by the DUT.
- ii. Only Correctable Error ~~Detected~~ bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
- iii. If the error is not masked in the Correctable Error Mask register (bit 7) of AER:
  - 1) Bad DLLP ~~S~~status bit (bit 7) in the Correctable Error Status register of ~~the~~ AER is set.
  - 2) If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - 3) If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.

- iv. If the error is masked in the Correctable Error Mask register (bit 7) of AER, then no ERR\_COR message is sent.
- v. If all the above conditions are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a or later, ~~PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error – ~~No AER Implemented~~ AER\_IMPLEMENTED\_FLAG=0**

- i. The CONFIG\_RD\_COMPLETION TLP for which the DUT received an ACK DLLP with a bad CRC is retransmitted by the DUT.
- ii. Only Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
- iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
- iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- v. If all the above conditions are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

**2. For (Function=7; Function=7; Function++) in DUT:**

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (CORRUPT\_ACK\_CRC, ANY\_TLP, 1) // ANY\_TLP could be Config\_Rd\_Completion with Completion Status of either Successful Completion or Unsupported Request depending on whether the Function exists.
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()
- h. Verify that:

**CASE 1: PCIe1.0a or later, ~~PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error - ~~AER Implemented~~ AER\_IMPLEMENTED\_FLAG=1**

- i. The CONFIG\_RD\_COMPLETION TLP for which the DUT received an ACK DLLP with a bad CRC is retransmitted by the DUT.
- ii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set. Depending on whether the function exists or not the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is allowed to be set but the DUT did not set any other error status bits in Device Status register.
- iii. If the error is not masked in the Correctable Error Mask register (bit 7) of AER:
  - 1) Bad DLLP Status bit (bit 7) in the Correctable Error Status register of ~~the~~ AER is set.
  - 2) If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.

- 3) If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- iv. If the error is masked in the Correctable Error Mask register (bit 7) of AER, then no ERR\_COR message is sent.
- v. If all the above conditions are met, DUT passes the test. Otherwise consider it as DUT's failure.

#### CASE 2: PCIe1.0a or later, ~~PCIe1.1, PCIe2.x, PCIe3.x~~ - Correctable Error – ~~No AER Implemented~~ **AER\_IMPLEMENTED\_FLAG=0**

- i. The CONFIG\_RD\_COMPLETION TLP for which the DUT received an ACK DLLP with a bad CRC is retransmitted by the DUT.
- ii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set. Depending on whether the function exists or not the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is allowed to be set but the DUT did not set any other error status bits in Device Status register.
- iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
- iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- v. If all the above conditions are met, DUT passes the test. Otherwise consider it as DUT's failure.

- 3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.6.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.6.4 Switch and Bridge Upstream Port ~~/Bridge~~ Test

#### Topology:

Endpoint Test Topology, PTC in Add-in ~~C~~ard Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.2.7 Test 52-160 UndefinedDLLPEncoding

### Test Introduction

The intent of this test is to verify that the DUT silently drops any DLLP with undefined encoding (~~any pattern for~~ the DLLP Type field ~~specifies a~~ **NOP DLLP** ~~that is reserved~~). Also, it verifies that a correctable error message is controlled by the enable bit.

**Commented [FN6]:** ENH: Ensure that the DLLP Type used by this test will never be re-defined in future Base specifications.

5

**Notes:**

- ❑ Test applies to all PCI Express port types.
- ❑ DATA\_BUF – holds the data read back from the device.

### 3.2.7.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and the PTC is the completer for that request.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

#### Procedure:

1. Read the DUT's advanced error reporting registers and save the values.
2. MACRO\_PTC\_PROGRAM (DLLP\_UNDEFINED\_ENCODING, CONFIG\_RD\_REQ, 1)
3. MACRO\_PTC\_ARM ()
4. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
5. MACRO\_PTC\_STATUS (ACTION COUNT)
6. MACRO\_PTC\_CLEANUP ()
7. Verify that the DUT silently drops the DLLP with undefined encoding by reading the DUT's advanced error reporting registers and verifying that they did not change from earlier read values (except for REPLAY\_TIMER overflow being set). If they did not change, the DUT passes the test.
8. Verify that the DUT retries the configuration read after its ACK\_NAK latency timer expires and that the transaction is completed successfully. If it did, the DUT passes the test.
9. If not, log it as DUT's failure.

### 3.2.7.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and Endpoint (DUT) is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

#### Procedure:

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.

- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (DLLP\_UNDEFINED\_ENCODING, CONFIG\_RD\_COMPLETION, 1)
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()
- h. Verify that:
  - i. DUT retransmits the CONFIG\_RD\_COMPLETION TLP for which it received an undefined DLLP.
  - ii. Only Correctable Error **Detected** bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
  - iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- i. If all ~~of~~ the conditions in the above step are met, DUT passes the test for **E**function 0. Otherwise consider it as DUT's failure.

2. For (Function=1; Function=7; Function++) in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (DLLP\_UNDEFINED\_ENCODING, ANY\_TLP, 1)  
//ANY\_TLP could be Config\_Rd\_Completion with Completion Status of either Successful Completion or Unsupported Request depending on whether the Function exists.
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()
- h. Verify that:
  - i. DUT retransmits the CONFIG\_RD\_COMPLETION TLP for which it received an undefined DLLP.
  - ii. Correctable Error **Detected** bit (bit 0) in the DUT's Device Status register is set. Depending on whether the function exists or not the Unsupported Request **Detected** bit (bit 3) in the DUT's Device Status register is ~~allowed to be~~ set but the DUT did not set any other error status bits in Device Status register.
  - iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.



i. If all ~~of~~ the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.

3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.7.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.7.4 Switch and Bridge Upstream Port ~~Bridge~~ Test

#### Topology:

Endpoint Test Topology, PTC in Add-in ~~C~~ard Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.2.8 Test 52-170 WrongSeqNumInAckDLLP

### Test Introduction

The intent of this test is to verify that the DUT drops any ACK DLLP that does not have a sequence number corresponding to an unacknowledged TLP and logs a Data Link Protocol error associated with the port. Also, it verifies that a correctable error message is controlled by the enable and mask bits.

#### Notes:

- Test applies to all PCI Express port types.
- DATA\_BUF – holds the data read back from the device.

### 3.2.8.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and the PTC is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

**Procedure:**

1. MACRO\_PTC\_PROGRAM (ACK\_DLLP\_WRONG\_SEQ\_NUM, CONFIG\_RD\_REQ, 1)  
// PTC will supply an incorrect sequence number to the configuration read request TLP from RC.
2. MACRO\_PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION COUNT)
5. MACRO\_PTC\_CLEANUP ()
6. Verify that the DUT logs BAD DLLP error. If it did, the DUT passes the test.
7. If the DUT did not report an error, log it as DUT's failure.

**3.2.8.2 Endpoint Device Test****Topology:**

Endpoint Test Topology, PTC in Add-in **Card** Test mode

**Section Notes:**

Root Port is the CONFIG\_RD requester and Endpoint (DUT) is the completer for that request in this test.

**Initial Conditions:**

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

**Procedure:**

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - c. MACRO\_PTC\_PROGRAM (ACK\_DLLP\_WRONG\_SEQ\_NUM, CONFIG\_RD\_COMPLETION, 1) // PTC will issue an ACK with incorrect sequence number in response to the completion TLP.
  - d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
  - f. MACRO\_PTC\_DISARM ()
  - g. MACRO\_READ\_DATA\_FROM\_PTC ()

h. Verify that:

**CASE 1: PCIe1.0a - Fatal Error - Severity – Non-Fatal - ~~AER~~  
~~Implemented~~AER IMPLEMENTED FLAG=1**

This implies DUT implemented AER and, in the Uncorrectable ~~Error~~ Severity register, Data Link Protocol Error Severity bit (bit 4) is cleared to indicate that this is not a fatal error.

- i. Only Non-Fatal Error ~~Detected~~ bit (bit 1) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
  - 1) If the error is not masked in the Uncorrectable Error Mask register (bit 4) of AER:
  - 2) Data Link Protocol Error ~~Status~~ bit (bit 4) in the Uncorrectable Error Status register of ~~the~~ AER is set.
  - 3) If non-fatal error reporting is enabled in DUT's Device Control register, send ERR\_NONFATAL message.
- ii. If non-fatal error reporting is not enabled in DUT's Device Control register, no ERR\_NONFATAL message is sent.
- iii. If the error is masked in the Uncorrectable Error Mask register (bit 4) of AER, then no ERR\_NONFATAL message is sent.
- iv. If all the above conditions are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a - Fatal Error - Severity – Fatal - ~~AER~~  
~~Implemented~~AER IMPLEMENTED FLAG=1**

This implies DUT implemented AER and, in the Uncorrectable ~~Error~~ Severity register, Data Link Protocol Error Severity bit (bit 4) is set to indicate that this is a fatal error.

- i. Only Fatal Error ~~Detected~~ bit (bit 2) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- ii. If the error is not masked in the Uncorrectable Error Mask register (bit 4) of AER:
  - 4) Data Link Protocol Error ~~Status~~ bit (bit 4) in the Uncorrectable Error Status register of ~~the~~ AER is set.
  - 5) If fatal error reporting is enabled in DUT's Device Control register, send ERR\_FATAL message.
  - 6) If fatal error reporting is not enabled in DUT's Device Control register, no ERR\_FATAL message is sent.
- iii. If the error is masked in the Uncorrectable Error Mask register (bit 4) of AER, then no ERR\_FATAL message is sent.
- iv. If all ~~of~~ the above conditions are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

### CASE 3: PCIe1.0a - Fatal Error - No AER

This implies DUT has no AER and the Malformed TLP is handled as a fatal error.

- i. Only Fatal Error Detected bit (bit 2) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- ii. If fatal error reporting is enabled in DUT's Device Control register, send ERR\_FATAL message.
- iii. If fatal error reporting is not enabled in DUT's Device Control register, no ERR\_FATAL message is sent.
- iv. If all of the above conditions are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

### CASE 4: ~~PCIe1.1~~ or later - Fatal Error - No AER

~~PCIe2.x - Fatal Error - No AER~~

~~PCIe3.x - Fatal Error - No AER~~

This implies DUT has no AER and the Malformed TLP is handled as a fatal error.

- i. Only Fatal Error Detected bit (bit 2) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- ii. If fatal error reporting is enabled in DUT's Device Control register, send ERR\_FATAL message.
- iii. If fatal error reporting is not enabled in DUT's Device Control register, no ERR\_FATAL message is sent.
- iv. If all of the above conditions are met, DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

### CASE 5: ~~PCIe1.1~~ or later - Fatal Error - Severity - Non-Advisory - AER

~~Implemented~~ AER\_IMPLEMENTED\_FLAG=1

~~PCIe2.x - Fatal Error - Severity - Non-Advisory - AER~~

~~Implemented~~

~~PCIe3.x - Fatal Error - Severity - Non-Advisory - AER~~

~~Implemented~~

This implies DUT implemented AER and, in the Uncorrectable Error Severity register, Data Link Protocol Error Severity bit (bit 4) is set to indicate that this is a fatal error.

- i. Only Fatal Error Detected bit (bit 2) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- ii. Data Link Protocol Error Status bit (bit 4) in the DUT's Uncorrectable Error Status register is set.
- iii. If the error is not masked in the Uncorrectable Error Mask register (bit 4) of AER:
  - 1) If fatal error reporting is enabled in DUT's Device Control register or SERR# Enable in Command register is set send ERR\_FATAL message.

2) If fatal error reporting is not enabled in DUT's Device Control register and SERR# Enable in Command register is not set to 1, no ERR\_FATAL message is sent.

iv. If the error is masked in the Uncorrectable Error Mask register (bit 4) of AER, then no ERR\_FATAL message is sent.

v. If all of the above conditions are met, then DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

2. For (Function-=1; Function=7; Function++) in DUT:

a. Clear Device Status register and verify that none of the error status bits are set.

b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)

c. MACRO\_PTC\_PROGRAM (ACK\_DLLP\_WRONG\_SEQ\_NUM, ANY\_TLP, 1)  
//ANY\_TLP could be Config\_Rd\_Completion with Completion Status of either Successful Completion or Unsupported Request depending on whether the Function exists.

d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.

e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT  
(VENDOR\_DEV\_ID)

f. MACRO\_PTC\_DISARM ()

g. MACRO\_READ\_DATA\_FROM\_PTC ()

h. Verify that:

**CASE 1: PCIe1.0a - Fatal Error - Severity – Non-Fatal - AER  
Implemented AER IMPLEMENTED FLAG=1**

This implies DUT implemented AER and, in the Uncorrectable Error Severity register, Data Link Protocol Error Severity bit (bit 4) is cleared to indicate that this is not a fatal error.

- i. Unsupported Request is sent depending on whether the function exists or not.
- ii. Only Non-Fatal Error Detected bit (bit 1) or Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- iii. If the error is not masked in the Uncorrectable Error Mask register (bit 4) of AER:
  - 1) Data Link Protocol Error Status bit (bit 4) in the Uncorrectable Error Status register of ~~the~~ AER is set.
  - 2) If non-fatal error reporting is enabled in DUT's Device Control register, send ERR\_NONFATAL message.
  - 3) If non-fatal error reporting is not enabled in DUT's Device Control register, no ERR\_NONFATAL message is sent.
- iv. If the error is masked in the Uncorrectable Error Mask register (bit 4) of AER, then no ERR\_NONFATAL message is sent.
- v. If all the above conditions are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a - Fatal Error - Severity – Fatal - AER  
Implemented AER IMPLEMENTED FLAG=1**

This implies DUT implemented AER and, in the Uncorrectable Error Severity register, Data Link Protocol Error Severity bit (bit 4) is set to indicate that this is a fatal error.

- i. Unsupported Request is sent depending on whether the function exists or not.
- ii. Only Fatal Error Detected bit (bit 2) or Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- iii. If the error is not masked in the Uncorrectable Error Mask register (bit 4) of AER:
  - 1) Data Link Protocol Error Status bit (bit 4) in the Uncorrectable Error Status register of ~~the~~ AER is set.
  - 2) If fatal error reporting is enabled in DUT's Device Control register, send ERR\_FATAL message.
  - 3) If fatal error reporting is not enabled in DUT's Device Control register, no ERR\_FATAL message is sent.
- iv. If the error is masked in the Uncorrectable Error Mask register (bit 4) of AER, then no ERR\_FATAL message is sent.
- v. If all ~~of~~ the above conditions are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 3: PCIe1.0a - Fatal Error - No AER**

This implies DUT has no AER and the Malformed TLP is handled as a fatal error.

- i. Unsupported Request is sent depending on whether the function exists or not.

- ii. Only Fatal Error Detected bit (bit 2) or Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- iii. If fatal error reporting is enabled in DUT's Device Control register, send ERR\_FATAL message.
- iv. If fatal error reporting is not enabled in DUT's Device Control register, no ERR\_FATAL message is sent.
- v. If all of the above conditions are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 4: ~~\_\_\_\_\_~~ PCIe1.1 or later - Fatal Error - No AER**

~~\_\_\_\_\_ PCIe2.x - Fatal Error - No AER~~  
~~\_\_\_\_\_ PCIe3.x - Fatal Error - No AER~~

This implies DUT has no AER and the Malformed TLP is handled as a fatal error.

- i. Unsupported Request is sent depending on whether the function exists or not.
- ii. Only Fatal Error Detected bit (bit 2) or Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- iii. If fatal error reporting is enabled in DUT's Device Control register, send ERR\_FATAL message.
- iv. If fatal error reporting is not enabled in DUT's Device Control register, no ERR\_FATAL message is sent.
- v. If all of the above conditions are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 5: ~~\_\_\_\_\_~~ PCIe1.1 or later - Fatal Error - Severity - Non-Advisory - AER**  
~~Implemented~~ AER IMPLEMENTED FLAG=1

~~\_\_\_\_\_ PCIe2.x - Fatal Error - Severity - Non-Advisory - AER~~  
~~Implemented~~  
~~\_\_\_\_\_ PCIe3.x - Fatal Error - Severity - Non-Advisory - AER~~  
~~Implemented~~

This implies DUT implemented AER and, in the Uncorrectable Error Severity register, Data Link Protocol Error Severity bit (bit-4) is set to indicate that this is a fatal error.

- i. Unsupported Request is sent depending on whether the function exists or not.
- ii. Only Fatal Error Detected bit (bit 2) or Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set and DUT has not set any other error status bits in Device Status register.
- iii. Data Link Protocol Error Status bit (bit 4) in the DUT's Uncorrectable Error Status register is set.
  - 1) If the error is not masked in the Uncorrectable Error Mask register (bit 4) of AER:
  - 2) If fatal error reporting is enabled in DUT's Device Control register or SERR# Enable in Command register is set send ERR\_FATAL message.

- ii. If fatal error reporting is not enabled in DUT's Device Control register and SERR# Enable in Command register is not set to 1, no ERR\_FATAL message is sent.
- iii. If the error is masked in the Uncorrectable Error Mask register (bit 4) of AER, then no ERR\_FATAL message is sent.
- iv. If all of the above conditions are met, then DUT passes the test. Otherwise consider it as DUT's failure.

3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.2.8.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.2.8.4 Switch and Bridge Upstream Port ~~Bridge~~ Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.3 LCRC and Sequence Number (TLP Receiver)

### 3.3.1 Test 53-20 BadLCRC

#### Test Introduction

The intent of this test is to verify that a receiver discards a TLP with bad CRC by sending it a NAK and reporting a Bad TLP error associated with the port. Also, it verifies that a correctable error message is controlled by the enable and mask bits.

#### Notes:

- Test applies to all PCI Express port types.
- DATA\_BUF – holds the data read back from the device.

#### 3.3.1.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode



- 5 **Section Notes:**  
Root Port (DUT) is the requester and the PTC is the completer for that request in this test.

**Initial Conditions:**

- ❑ Platform is up and running, with drivers for the PTC loaded and functioning.
- ❑ PTC is disarmed, and no trigger conditions set up.

**Procedure:**

1. MACRO\_PTC\_PROGRAM (CORRUPT\_LCRC, CONFIG\_RD\_COMPLETION, 1)
2. MACRO\_PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION COUNT)
5. MACRO\_PTC\_CLEANUP ()
6. Verify that DUT generated a NAK for the CONFIG\_RD\_COMPLETION TLP. If not, treat it as DUT's failure.
7. Verify that a Bad TLP port error was logged by the DUT for the port connected to the PTC. If not, treat it as DUT's failure.

**3.3.1.2 Endpoint Device Test****Topology:**

Endpoint Test Topology, PTC in Add-in **Card** Test mode

**Section Notes:**

Root Port is the CONFIG\_RD requester and the PTC is the forwarder of that request to the DUT (with bad LCRC).

**Initial Conditions:**

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

**Procedure:**

1. For Function 0 in DUT:
  - a. Clear Device Status register and verify that none of the error status bits are set.
  - b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
  - c. MACRO\_PTC\_PROGRAM (CORRUPT\_LCRC, CONFIG\_RD\_REQ, 1)
  - d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
  - e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
  - f. MACRO\_PTC\_DISARM ()
  - g. MACRO\_READ\_DATA\_FROM\_PTC ()

h. Verify that:

**CASE 1: PCIe1.0a or later, PCIe1.1, PCIe2.x, PCIe3.x - Correctable Error - AER Implemented AER\_IMPLEMENTED\_FLAG=1**

- i. DUT NAKed the TLP with bad CRC.
- ii. Only Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
- iii. If the error is not masked in the Correctable Error Mask register (bit 6) of AER:
  - 1) Bad TLP Status bit (bit 6) in the Correctable Error Status register of ~~the~~ AER is set.
  - 2) If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - 3) If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- iv. If the error is masked in the Correctable Error Mask register (bit 6) of AER, then no ERR\_COR message is sent.
- v. If all the above conditions are met, then DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a or later, PCIe1.1, PCIe2.x, PCIe3.x - Correctable Error – No AER Implemented AER\_IMPLEMENTED\_FLAG=0**

- i. DUT NAKed the TLP with bad CRC.
- ii. Only Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set and DUT did not set any other error status bits in Device Status register.
- iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
- iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- v. If all the above conditions are met, then DUT passes the test for Function 0. Otherwise consider it as DUT's failure.

2. For (Function=1; Function=7; Function++) in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (CORRUPT\_LCRC, CONFIG\_RD\_REQ, 1)
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()

h. Verify that:

**CASE 1: PCIe1.0a or later, PCIe1.1, PCIe2.x, PCIe3.x - Correctable Error - AER Implemented AER\_IMPLEMENTED\_FLAG=1**

- i. DUT NAKed the TLP with bad CRC.

- 5
- ii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set.  
Depending on whether the function exists or not the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is ~~allowed to be~~ set but the DUT did not set any other error status bits in Device Status register.

- iii. If the error is not masked in the Correctable Error Mask register (bit 6) of AER:
- 1) Bad TLP Sstatus bit (bit 6) in the Correctable Error Status register of ~~the~~ AER is set.
  - 2) If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - 3) If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
- iv. If the error is masked in the Correctable Error Mask register (bit 6) of AER, then no ERR\_COR message is sent.
- v. If all the above conditions are met, then DUT passes the test. Otherwise consider it as DUT's failure.
- CASE 2: PCIe1.0a or later, PCIe1.1, PCIe2.x, PCIe3.x - Correctable Error – No-AER Implemented**  
**AER\_IMPLEMENTED\_FLAG=0**
- i. DUT NAKed the TLP with bad CRC.
  - ii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set. Depending on whether the function exists or not the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is allowed to be set but the DUT did not set any other error status bits in Device Status register.
  - iii. If correctable error reporting is enabled in DUT's Device Control register (bit 0), ERR\_COR message is sent by DUT.
  - iv. If correctable error reporting is not enabled in DUT's Device Control register (bit 0), no ERR\_COR message is sent.
  - v. If all the above conditions are met, then DUT passes the test. Otherwise consider it as DUT's failure.
3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.3.1.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.3.1.4 ~~SWITCH AND BRIDGE UPSTREAM PORT / BRIDGE TEST~~ Switch and Bridge Upstream Port Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Ccard Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

### 3.3.2 Test 53-31 DuplicateTLPSeqNum

#### Test Introduction

The intent of this test is to verify that duplicate TLPs (i.e., a TLP with the same sequence number associated at the link layer as that in the last 2048 TLPs received and acknowledged) are handled properly by the DUT, in that the duplicate will receive an acknowledge, but otherwise is discarded.

#### Notes:

- Test applies to all PCI Express port types.
- DATA\_BUF – holds the data read back from the device.

#### 3.3.2.1 Root Port Test

##### Topology:

Platform Test Topology, PTC in Platform Test mode

##### Section Notes:

Root Port is the CONFIG\_RD requester and the PTC is the completer for that request in this test.

##### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

##### Procedure:

1. MACRO\_PTC\_PROGRAM (DUPLICATE\_TLP, CONFIG\_RD\_COMPLETION, 1)
2. MACRO\_PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION COUNT)
5. MACRO\_PTC\_CLEANUP ()
6. Verify that the Root Port transmits either a single coalesced ACK DLLP or two ACK DLLPs for the duplicate TLPs. If it did, the DUT passes the test.
7. If the DUT did not transmit either a coalesced ACK DLLP or a two ACK DLLPs as above, log it as DUT's failure.

#### 3.3.2.2 Endpoint Device Test

##### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

##### Section Notes:

Root Port is the CONFIG\_RD requester and DUT is the completer for that request.

##### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

## Procedure:

### 1. For Function 0 in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_AND\_ACKNAKHEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (DUPLICATE\_TLP, CONFIG\_RD\_REQ, 1)
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()
- h. Verify that:
  - i. CONFIG\_RD\_REQ TLP which has been duplicated has received either two ACK DLLPs or a single coalesced ACK DLLP, but only a single completion is sent by the DUT.
  - ii. Verify that the DUT did not set any error status bits in Device Status register.
- i. If the DUT meets above criteria, the DUT passes the test for the Function 0.

**Commented [FN7]:** ENH: Test case verification check for both ACK/NAK and CPL.

### 2. For (Function=1; Function=7; Function++) in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_AND\_ACKNAKHEADERS\_ONLY, UPSTREAM\_DIR)
- c. MACRO\_PTC\_PROGRAM (DUPLICATE\_TLP, CONFIG\_RD\_REQ, 1)
- d. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO\_PTC\_DISARM ()
- g. MACRO\_READ\_DATA\_FROM\_PTC ()
- h. Verify that:
  - i. CONFIG\_RD\_REQ TLP which has been duplicated has received either two ACK DLLPs or a single coalesced ACK DLLP, but only a single completion is sent by the DUT.
  - ii. Verify that the DUT did not set any error status bits in Device Status register other than Unsupported Request Detected (bit 3) or Correctable Error Detected (bit 0), depending on whether the functions exist or not.
- i. If the DUT meets above criteria, the DUT passes the test.

**Commented [FN8]:** ENH: Test case verification check for both ACK/NAK and CPL.

### 3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### 3.3.2.3 Switch and Bridge Downstream Port Test

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.3.2.4 Switch and Bridge Upstream Port ~~Bridge~~ Test

#### Topology:

Endpoint Test Topology, PTC in Add-in ~~C~~card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.3.3 Test 53-32 WrongTLPSeqNum

#### Test Introduction

The intent of this test is to verify that out of sequence TLPs (i.e., a TLP with the different sequence number associated at the link layer as that not in the last 2048 TLPs received and acknowledged) are handled properly by the DUT, in that the out of sequence will receive a NAK.

#### Notes:

- ☐ Test applies to all PCI Express port types.
- ☐ DATA BUF – holds the data read back from the device.

### 3.3.3.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port is the CONFIG RD requester and the PTC is the completer for that request in this test.

#### Initial Conditions:

- ☐ Platform is up and running, with drivers for the PTC loaded and functioning.
- ☐ PTC is disarmed, and no trigger conditions set up.

#### Procedure:

1. MACRO PTC\_PROGRAM (BAD\_SEQUENCE\_TLP, CONFIG\_RD\_COMPLETION, 1)
2. MACRO PTC\_ARM ()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS (ACTION\_COUNT)
5. MACRO\_PTC\_CLEANUP ()

**Commented [FN9]:** ENH: Missing test case (based on Section 3.6.3.1, 8<sup>th</sup> bullet)



6. Verify that the Root Port transmits either one ACK DLLP and one NAK DLLP or a single coalesced NAK DLLP (with ACK implied for the first TLP) for the out of sequence TLPs. If it did, the DUT passes the test.
7. If the DUT did not transmit either one ACK DLLP and one NAK DLLP or a single coalesced NAK DLLP (with ACK implied for the first TLP) as above, log it as DUT's failure.

### 3.3.3.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and DUT is the completer for that request.

#### Initial Conditions:

- ☐ Platform is up and running, with drivers for the PTC loaded and functioning.
- ☐ PTC is disarmed and no trigger conditions set up.
- ☐ DUT is running default traffic (if any) – that is, no application started yet.

#### Procedure:

##### 1. For Function 0 in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO PTC CONFIG TRACE BUF (TLP AND ACKNAK ONLY, UPSTREAM DIR)
- c. MACRO PTC PROGRAM (BAD SEQUENCE TLP, CONFIG\_RD\_REQ, 1)
- d. MACRO PTC\_ARM 0 // starts the trace buffer capture of all TLP headers from DUT.
- e. DATA BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- f. MACRO PTC\_DISARM 0
- g. MACRO\_READ\_DATA\_FROM\_PTC 0
- h. Verify that:
  - i. For the two CONFIG\_RD\_REQ TLPs, the first with the proper sequence number and the second with the wrong sequence number, has received either one ACK DLLP and one NAK DLLP or a single coalesced NAK DLLP (with ACK implied for the first TLP), but only a single completion (for the first TLP) is sent by the DUT.
  - ii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set and Non-Fatal Error Detected bit (bit 1) and Fatal Error Detected bit (bit 2) are clear.
- i. If the DUT meets above criteria, the DUT passes the test for the Function 0.

##### 2. For (Function=1; Function=7; Function++) in DUT:

- a. Clear Device Status register and verify that none of the error status bits are set.
- b. MACRO PTC CONFIG TRACE BUF (TLP AND ACKNAK ONLY, UPSTREAM DIR)
- c. MACRO PTC PROGRAM (BAD SEQUENCE TLP, CONFIG\_RD\_REQ, 1)
- d. MACRO PTC\_ARM 0 // starts the trace buffer capture of all TLP headers from DUT.

e. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT  
(VENDOR\_DEV\_ID)

f. MACRO\_PTC\_DISARM()

g. MACRO\_READ\_DATA\_FROM\_PTC()

h. Verify that:

i. For the two CONFIG\_RD\_REQ TLPs, the first with the proper sequence number and the second with the wrong sequence number, has received either one ACK DLLP and one NAK DLLP or a single coalesced NAK DLLP (with ACK implied for the first TLP), but only a single completion (for the first TLP) is sent by the DUT.

ii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set and Non-Fatal Error Detected bit (bit 1) and Fatal Error Detected bit (bit 2) are clear. When checking error status bits in Device Status register, the Unsupported Request Detected (bit 3) is ignored as it may be clear as 0 or set to 1, depending on whether the functions exist or not.

i. If the DUT meets above criteria, the DUT passes the test.

3. If the DUT fails for any Function, treat the overall result as DUT's failure.

### **3.3.3.3 Switch and Bridge Downstream Port Test**

#### Topology:

Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### **3.3.3.4 Switch and Bridge Upstream Port Test**

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## **3.3.4 Test 53-40 Nullified TLP**

#### Test Introduction

The intent of this test is to verify that a receiver silently discards a nullified TLP without sending an ACK or a NAK and not reporting any error associated with the port.

#### Notes:

□ Test applies to all PCI Express port types.

□ DATA\_BUF – holds the data read back from the device.

**Commented [FN10]:** ENH: New tests for Nullified TLP.

### 3.3.4.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the requester and the PTC is the completer for that request in this test.

#### Initial Conditions:

□ Platform is up and running, with drivers for the PTC loaded and functioning.

□ PTC is disarmed and no trigger conditions set up.

#### Procedure:

1. MACRO PTC PROGRAM (NULLIFIED TLP, CONFIG RD COMPLETION, 1)

2. MACRO PTC ARM ()

3. DATA BUF = MACRO READ CONFIG DATA FROM PTC (VENDOR DEV ID)

4. MACRO PTC STATUS (ACTION COUNT)

5. MACRO PTC CLEANUP ()

6. Verify that DUT did not generate an ACK or a NAK for the CONFIG RD COMPLETION TLP. If not, treat it as DUT's failure.

7. Verify that no errors were logged by the DUT for the port connected to the PTC. If not, treat it as DUT's failure.

### 3.3.4.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG RD requester and the PTC is the forwarder of that request to the DUT (with bad LCRC).

#### Initial Conditions:

□ Platform is up and running, with drivers for the PTC loaded and functioning.

□ PTC is disarmed, and no trigger conditions set up.

□ DUT is running default traffic (if any) – that is, no application started yet.

#### Procedure:

1. For Function 0 in DUT:

a. If AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Correctable Error Status register and verify that none of the correctable error status bits are set.

b. If AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Uncorrectable Error Status register and verify that none of the uncorrectable error status bits are set.

- c. Clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register) and verify that none of these error status bits are set.
  - d. MACRO PTC CONFIG TRACE BUF (TLP HEADERS ONLY, UPSTREAM DIR)
  - e. MACRO PTC PROGRAM (NULLIFIED TLP, CONFIG RD REQ, 1)
  - f. MACRO PTC ARM 0 // starts the trace buffer capture of all TLP headers from DUT.
  - g. DATA BUF = MACRO READ CONFIG DATA FROM DUT (VENDOR DEV ID)
  - h. MACRO PTC DISARM 0
  - i. MACRO READ DATA FROM PTC 0
  - j. Verify that:
    - CASE 1: PCIe1.0a or later - Correctable Error – AER IMPLEMENTED FLAG=1**
      - i. DUT did not generate an ACK or a NAK for the Nullified TLP.
      - ii. No error status bits are set in the DUT's Device Status register.
      - iii. No error status bits are set in the DUT's Correctable Error Status register of AER.
      - iv. No error status bits are set in the DUT's Uncorrectable Error Status register of AER.
      - v. No ERR\_FATAL, ERR\_NONFATAL, or ERR\_COR message is sent.
      - vi. If all the above conditions are met, then DUT passes the test for Function 0. Otherwise consider it as DUT's failure.
    - CASE 2: PCIe1.0a or later - Correctable Error – AER IMPLEMENTED FLAG=0**
      - i. DUT did not generate an ACK or a NAK for the Nullified TLP.
      - ii. No error status bits are set in the DUT's Device Status register.
      - iii. No ERR\_FATAL, ERR\_NONFATAL, or ERR\_COR message is sent.
      - iv. If all the above conditions are met, then DUT passes the test for Function 0. Otherwise consider it as DUT's failure.
2. For (Function=1; Function=7; Function++) in DUT:
- a. If AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Correctable Error Status register and verify that none of the correctable error status bits are set.
  - b. If AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Uncorrectable Error Status register and verify that none of the uncorrectable error status bits are set.
  - c. Clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register) and verify that none of these error status bits are set.
  - d. MACRO PTC CONFIG TRACE BUF (TLP HEADERS ONLY, UPSTREAM DIR)
  - e. MACRO PTC PROGRAM (NULLIFIED TLP, CONFIG RD REQ, 1)
  - f. MACRO PTC ARM 0 // starts the trace buffer capture of all TLP headers from DUT.
  - g. DATA BUF = MACRO READ CONFIG DATA FROM DUT (VENDOR DEV ID)
  - h. MACRO PTC DISARM 0
  - i. MACRO READ DATA FROM PTC 0
  - j. Verify that:

**CASE 1: PCIe1.0a or later - Correctable Error - AER IMPLEMENTED FLAG=1**

- i. DUT did not generate an ACK or a NAK for the Nullified TLP.
- ii. No error status bits are set in the DUT's Device Status register. Depending on whether the function exists or not the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is ~~allowed to be set~~ but the DUT did not set any other error status bits in Device Status register.
- iii. No error status bits are set in the DUT's Correctable Error Status register of AER. Depending on whether the function exists or not the Advisory Non-Fatal Error Status bit (bit 13) in the Correctable Error Status register is ~~allowed to be set~~ but the DUT did not set any other error status bits in Correctable Error Status register.
- iv. No error status bits are set in the DUT's Uncorrectable Error Status register of AER. Depending on whether the function exists or not the Unsupported Request Error Status bit (bit 20) in the Uncorrectable Error Status register is allowed to be set but the DUT did not set any other error status bits in Uncorrectable Error Status.
- v. No ERR\_FATAL, ERR\_NONFATAL, or ERR\_COR message is sent. Depending on whether the function exists or not ERR\_COR message sent by DUT is allowed but the DUT did not send any other error message.
- vi. If all the above conditions are met, then DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a or later - Correctable Error – AER IMPLEMENTED FLAG=0**

- i. DUT did not generate an ACK or a NAK for the Nullified TLP.
- ii. No error status bits are set in the DUT's Device Status register. Depending on whether the function exists or not the Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is allowed to be set but the DUT did not set any other error status bits in Device Status register.
- iii. No ERR\_FATAL, ERR\_NONFATAL, or ERR\_COR message is sent. Depending on whether the function exists or not ERR\_COR message sent by DUT is allowed but the DUT did not send any other error message.
- iv. If all the above conditions are met, then DUT passes the test. Otherwise consider it as DUT's failure.

3. If the DUT fails for any Function, treat the overall result as DUT's failure.

**3.3.4.3 Switch and Bridge Downstream Port Test**Topology:

Switch Test Topology, PTC in Platform Test mode

Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

### 3.3.4.4 Switch and Bridge Upstream Port Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.4 Transaction Layer Rules

### 3.4.1 Test 54-12 TXN\_BFT\_RequestCompletion\_UR

#### Test Introduction

The intent of this test is to verify that the DUT will issue a completion with Unsupported Request completion status for the configuration requests to function numbers that it does not support. In addition the DUT will send the appropriate error messages, depending on the support for role-based error reporting.



**Note:** . At this point the algorithm applies to single function devices only. It may be expanded to handle multi-function devices in the future

~~Note: At this point the algorithm applies to single function devices only. It may be expanded to handle multi-function devices in the future.~~

#### Notes:

- Test applies to all PCI Express port types.
- DATA\_BUF – holds the data read back from the device.

#### 3.4.1.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and PTC is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

#### Procedure:

~~Note:~~ None at this time; but may be added later.

### 3.4.1.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and DUT is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is, no application started yet.

#### Procedure:

1. Clear Device Status register by writing to the Device Control register of the DUT and verify that none of the error status bits are set.
2. MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR)
3. MACRO\_PTC\_PROGRAM (DELAY\_ACK\_NAK\_LEGAL, CFG\_RD, 1) // just to kick start the trace buffer in the PTC and is a benign command to act on.
4. MACRO\_PTC\_ARM () // starts the trace buffer capture of all TLP headers from DUT.
5. For (Function=0; Function=7; Function++) in DUT:
  - a. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID) // expectation is that not all eight functions are implemented in any DUT. In the case they are, the test will abort indicating as such and is not considered a valid test for that device.
6. MACRO\_PTC\_DISARM ()
7. MACRO\_READ\_DATA\_FROM\_PTC ()

#### CASE 1: PCIe1.0a - Non-Fatal Error - Severity – Non-Fatal - AER Implemented AER IMPLEMENTED FLAG=1

This implies the DUT implemented AER and, in the Uncorrectable Error Severity register, Unsupported Request Error Severity bit (bit 20) is cleared to indicate that this is not a fatal error.

- a. Verify that:
  - i. The DUT sent one or more completions with Unsupported Request completion status for all functions not implemented.
  - ii. Non-Fatal Error Detected bit (bit 1) in the DUT's Device Status register is set.
  - iii. Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set.
  - iv. If the error is not masked in the Uncorrectable Error Mask register (bit 20) of AER:
    - 1) Unsupported Request Error Status bit (bit 20) in the Uncorrectable Error Status register of ~~the~~ AER is set.
    - 2) If Unsupported Request error reporting is enabled in DUT's Device Control register, ERR\_NONFATAL message is sent by DUT.

3) If Unsupported Request error reporting is not enabled in DUT's Device Control register, no ERR\_NONFATAL message is sent.

v. If the error is masked in the Uncorrectable Error Mask register (bit 20) of AER, then no ERR\_NONFATAL message is sent.

b. If all ~~of~~ the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 2: PCIe1.0a - Non-Fatal Error - Severity – Fatal - AER**  
**Implemented AER IMPLEMENTED FLAG=1**

This implies DUT implemented AER is and in the Uncorrectable Error Severity register, Unsupported Request Error Severity bit (bit 20) is set to indicate that this is a fatal error.

a. Verify that:

i. The DUT sent one or more completions with Unsupported Request completion status for all functions not implemented.

ii. Fatal Error Detected bit (bit 2) in the DUT's Device Status register is set.

iii. Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set.

iv. Unsupported Request Error Status bit (bit 20) in the Uncorrectable Error Status register of ~~the~~ AER is set.

v. If the error is not masked in the Uncorrectable Error Mask register (bit 20) of AER:

1) If Unsupported Request error reporting is enabled in DUT's Device Control register, ERR\_FATAL message is sent by DUT.

2) If Unsupported Request error reporting is not enabled in DUT's Device Control register, no ERR\_FATAL message is sent.

vi. If the error is masked in the Uncorrectable Error Mask register (bit 20) of AER, then no ERR\_FATAL message is sent.

b. If all ~~of~~ the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 3: PCIe1.0a - Non-Fatal Error - No AER**

This implies DUT has no AER and the Unsupported Request is handled as a non-fatal error.

a. Verify that:

i. The DUT sent one or more completions with Unsupported Request completion status for all functions not implemented.

ii. Non-Fatal Error Detected bit (bit 1) in the DUT's Device Status register is set.

iii. Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set.

iv. If Unsupported Request error reporting is enabled in DUT's Device Control register, ~~send~~ ERR\_NONFATAL message is sent by DUT.

v. If Unsupported Request error reporting is not enabled in DUT's Device Control register, no ERR\_NONFATAL message is sent.

a. If all of the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.



**CASE 4: PCIe1.1 or later, PCIe2.x, PCIe3.x - Non-Fatal Error - Severity – Advisory - AER Implemented**  
**AER IMPLEMENTED FLAG=1**

This implies the DUT implemented AER and, in the Uncorrectable Error Severity register, Unsupported Request Error Severity bit (bit 20) is cleared to indicate that this is not a fatal error.

a. Verify that:

- i. The DUT sent one or more completions with Unsupported Request completion status for all functions not implemented.
  - ii. Correctable Error Detected bit (bit 0) in the DUT's Device Status register is set and Non-Fatal Error Detected bit (bit 1) and Fatal Error Detected bit (bit 2) are clear.
  - iii. Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set.
  - iv. Advisory Non-Fatal Error Status bit (bit 13) in the Correctable Error Status register of ~~the~~ AER is set.
  - v. If the error is not masked in the Correctable Error Mask register (bit 13) of AER:
    - 1) Unsupported Request Error Status bit (bit 20) in the Uncorrectable Error Status register of ~~the~~ AER is set.
    - 2) If Unsupported Request error reporting is enabled in DUT's Device Control register, ~~send~~ ERR\_COR message is sent by DUT.
    - 3) If Unsupported Request error reporting is not enabled in DUT's Device Control register, no ERR\_COR message is sent.
  - vi. If the error is masked in the Correctable Error Mask register (bit 13) of AER, then no ERR\_COR message is sent.
- b. If all ~~of~~ the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 5: PCIe1.1 or later, PCIe2.x, PCIe3.x - Non-Fatal Error – No AER Implemented**  
**AER IMPLEMENTED FLAG=0**

This implies DUT has no AER and the Unsupported Request is handled as a non-fatal error.

a. Verify that:

- i. The DUT sent one or more completions with Unsupported Request completion status for all functions not implemented.
  - ii. Non-Fatal Error Detected bit (bit 1) in the DUT's Device Status register is set.
  - iii. Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set.
  - iv. No ERR\_NONFATAL message is sent.
- b. If all ~~of~~ the conditions in the above bullet are met, DUT passes the test. Otherwise consider it as DUT's failure.

**CASE 6: PCIe1.1 or later, PCIe2.x, PCIe3.x – Fatal Error – Severity – Non-Advisory - AER Implemented AER\_IMPLEMENTED\_FLAG=1**

This implies the DUT implemented AER and, in the Uncorrectable Error Severity register, Unsupported Request Error Severity bit (bit 20) is set to indicate that this is a fatal error.

a. Verify that:

- i. The DUT sent one or more completions with Unsupported Request completion status for all functions not implemented.
  - ii. Fatal Error Detected bit (bit 2) in the DUT's Device Status register is set and Non-Fatal Error Detected bit (bit 1) and Correctable Error Detected bit (bit 0) are clear.
  - iii. Unsupported Request Detected bit (bit 3) in the DUT's Device Status register is set.
  - iv. Unsupported Request Error Status bit (bit 20) in the DUT's Uncorrectable Error Status register is set.
  - v. If the error is not masked in the Uncorrectable Error Mask register (bit 20) of AER:
    - 1) If Unsupported Request error reporting is enabled in DUT's Device Control register or SERR# Enable in Command register is set to 1, ERR\_FATAL message is sent by DUT.
    - 2) If Unsupported Request error reporting is not enabled in DUT's Device Control register or SERR# Enable in Command register is not set to 1, no ERR\_FATAL message is sent.
  - vi. If the error is masked in the Uncorrectable Error Mask register (bit 20) of AER, then no ERR\_FATAL message is sent.
- b. If all ~~of~~ the conditions in the above step are met, DUT passes the test. Otherwise consider it as DUT's failure.

### 3.4.1.3 Switch and Bridge Downstream Port Test

Topology:

Switch Test Topology, PTC in Platform Test mode

Section Notes:

1. Algorithm same as in the Root Complex Test case except the DUT is a Switch's or Bridge's downstream port.

### 3.4.1.4 Switch and Bridge Upstream Port Test

Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

Section Notes:

Algorithm same as in the Endpoint device test case except the DUT is the Switch's or Bridge's upstream port.

## 3.4.2 Test 54-20 BadECRC

### Test Introduction

The intent of this test is to verify that the DUT that is not enabled to generate ECRC will not generate a TLP Digest in a transmitted TLP. It also verifies that the DUT that is enabled to generate ECRC will generate a TLP Digest with the correct ECRC in a transmitted TLP. It also verifies that the DUT that is not enabled to check ECRC ignores the TLP Digest in a received TLP that targets the DUT. It also verifies that the DUT that is enabled to check ECRC will check the TLP Digest (if present) in a received TLP that targets the DUT and if the ECRC is incorrect it logs an ECRC error associated with the port. Finally, it verifies that an uncorrectable error message is controlled by the enable, mask, and severity bits.

### Notes:

- Test applies to all PCI Express device and port types that have a link.
- DATA\_BUF – holds the data read back from the device.

### 3.4.2.1 Root Port Test

#### Topology:

Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and the PTC is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.

#### Procedure:

##### Test Case 1 Only:

MACRO\_PTC\_PROGRAM (GENERATE\_ECRC, CONFIG\_RD\_COMPLETION, 1) // PTC will add a TLP digest with a valid ECRC to the next CONFIG READ COMPLETION it transmits.

##### Test Case 2 Only:

MACRO\_PTC\_PROGRAM (CORRUPT\_ECRC, CONFIG\_RD\_COMPLETION, 1) // PTC will add a TLP digest with an invalid ECRC to the next CONFIG READ COMPLETION it transmits.

#### All Test Cases:

1. MACRO\_PTC\_ARM ()
2. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (VENDOR\_DEV\_ID)
3. MACRO\_PTC\_STATUS (ACTION COUNT)
4. MACRO\_PTC\_CLEANUP ()
5. Verify that:
  - The DUT generated an ACK DLLP for the CONFIG\_RD\_COMPLETION TLP, regardless of the ECRC value.

6. If all of the conditions above are met the DUT passes the test.
7. If any of the conditions above are not met, log it as DUT's failure.

### 3.4.2.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG\_RD requester and Endpoint (DUT) is the completer for that request in this test.

#### Initial Conditions:

- If AER\_IMPLEMENTED\_FLAG=0, then the DUT does not support ECRC generation or ECRC checking, so set ECRC\_GEN\_IMPLEMENTED\_FLAG=0 and ECRC\_CHECK\_IMPLEMENTED\_FLAG=0.
- If AER\_IMPLEMENTED\_FLAG=1, then software determines if the DUT supports ECRC generation, by checking the ECRC Generation Capable bit in the Advanced Error Capabilities and Control register. If the bit returns 1 then the DUT's port supports ECRC generation, so set ECRC\_GEN\_IMPLEMENTED\_FLAG=1. If the bit returns 0, then the DUT's port does not support ECRC generation, so set ECRC\_GEN\_IMPLEMENTED\_FLAG=0.
- If AER\_IMPLEMENTED\_FLAG=1, then software determines if the DUT supports ECRC checking, by checking the ECRC Check Capable bit in the Advanced Error Capabilities and Control register. If the bit returns 1 then the DUT's port supports ECRC checking, so set ECRC\_CHECK\_IMPLEMENTED\_FLAG=1. If the bit returns 0, then the DUT's port does not support ECRC checking, so set ECRC\_CHECK\_IMPLEMENTED\_FLAG=0.
- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed, and no trigger conditions set up.
- DUT is running default traffic (if any) – that is no application started yet.
- DUT has received at least one configuration write with the correct value (i.e., Bus Number and Device Number) that the DUT will use as its Requester ID for all TLPs it generates.

#### PROCEDURE Procedure:

1. For Function Number=0 in DUT:
  - a. If AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Uncorrectable Error Status register and verify that the ECRC Error Status bit is not set.
  - b. Clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register) and verify that none of these error status bits are set.
  - c. Program the following values to the indicated registers in the DUT:

**TEST CASE 1: SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = fatal severity, ECRC Error = not checked**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 0.
- ii. Clear SERR# Enable bit (Command register) to 0.

- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 2: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = non-fatal severity, ECRC Error = no error**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 3: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = non-fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 4: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = enabled, Non-Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = non-fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Set SERR# Enable bit (Command register) to 1.
- iii. Clear Non-Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 5: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Non-Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = non-fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Clear Non-Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 6: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = masked, ECRC Error = non-fatal severity**

- vi. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- vii. Clear SERR# Enable bit (Command register) to 0.
- viii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- ix. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Mask bit (Uncorrectable Error Mask register) to 1.
- x. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 7: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 8: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = enabled, Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Set SERR# Enable bit (Command register) to 1.
- iii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 9: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 10: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Fatal Error Reporting = enabled, ECRC Error = masked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then set the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Mask bit (Uncorrectable Error Mask register) to 1.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**ALL TEST CASES:**

MACRO\_PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY, UPSTREAM\_DIR) // trace buffer to capture all TLP headers from DUT.

**TEST CASE 2 ONLY:**

MACRO\_PTC\_PROGRAM (GENERATE\_ECRC, CONFIG\_RD\_REQ, 1) // PTC will add a TLP digest with a valid ECRC to the next CONFIG READ it transmits.

**TEST CASE 1 and TEST CASES 3 to 10 ONLY:**

MACRO\_PTC\_PROGRAM (CORRUPT\_ECRC, CONFIG\_RD\_REQ, 1) // PTC will add a TLP digest with an invalid ECRC to the next CONFIG READ it transmits.

**ALL TEST CASES:**

- a. MACRO\_PTC\_ARM 0 // starts the trace buffer capture.
- b. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- c. MACRO\_PTC\_DISARM 0 // ends the trace buffer capture.
- d. MACRO\_READ\_DATA\_FROM\_PTC 0 // get the trace buffer.
- e. Verify that:

**TEST CASE 1 ONLY:**

- i. No ERR\_NONFATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT.
- ii. The DUT did not set any of the four error status bits in the Device Status register.

- 5           iii. If AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's  
Uncorrectable Error Status register is not set.

**TEST CASE 2 ONLY:**

- 10           i. No ERR\_NONFATAL Message TLP is sent by DUT.  
ii. The DUT did not set any of the four error status bits in the Device Status register.  
iii. If AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's  
Uncorrectable Error Status register is not set.

**TEST CASE 3, TEST CASE 4 ONLY:**

- 15           i. DUT transmits ERR\_NONFATAL Message TLP using TC=0x0.  
ii. The Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT  
did not set any of the other three error status bits in the Device Status register.  
iii. If AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's  
Uncorrectable Error Status register is set.

**TEST CASE 5, TEST CASE 6 ONLY:**

- 20           i. No ERR\_NONFATAL Message TLP with this Function's Function Number in the  
Requester ID field is sent by DUT.  
ii. The Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT  
did not set any of the other three error status bits in the Device Status register  
iii. If AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's  
Uncorrectable Error Status register is set.

25           **TEST CASE 7, TEST CASE 8 ONLY:**

- 30           i. DUT transmits ERR\_FATAL Message TLP using TC=0x0.  
ii. The Fatal Error Detected bit in the DUT's Device Status register is set and DUT did  
not set any of the other three error status bits in the Device Status register.  
iii. If AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's  
Uncorrectable Error Status register is set.

**TEST CASE 9, TEST CASE 10 ONLY:**

- 35           i. No ERR\_FATAL Message TLP with this Function's Function Number in the  
Requester ID field is sent by DUT.  
ii. The Fatal Error Detected bit in the DUT's Device Status register is set and DUT did  
not set any of the other three error status bits in the Device Status register.  
iii. If AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's  
Uncorrectable Error Status register is set.



**ALL TEST CASES:**

- a. If all of the conditions above are met, then DUT passes the test for Function 0.
  - b. If any of the conditions above are not met, log it as DUT's failure.
2. For (Function Number=1; Function Number=7; Function Number++) in DUT:
    - a. Clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register).
    - b. Check the Unsupported Request Detected bit (Device Status register):
      - i. If the Unsupported Request Detected bit is set to 1, then this Function Number does not correspond to an implemented function in the DUT, so set the software flag FUNCTION\_EXISTS\_FLAG=0.
      - ii. If the Unsupported Request Detected bit is clear, then this Function Number correspond to an implemented function in the DUT, so set the software flag FUNCTION\_EXISTS\_FLAG=1.
    - c. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Uncorrectable Error Status register and verify that the ECRC Error Status bit is not set.
    - d. If FUNCTION\_EXISTS\_FLAG is 1, clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register) and verify that none of the four error status bits in the Device Status register are set.
    - e. If FUNCTION\_EXISTS\_FLAG is 1, program the following values to the indicated registers in the DUT:

**TEST CASE 1: SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = non-fatal severity, ECRC Error = not checked**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 0.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 2: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = non-fatal severity, ECRC Error = no error**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 3: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = non-fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 4: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = enabled, Non-Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = non-fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Set SERR# Enable bit (Command register) to 1.
- iii. Clear Non-Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 5: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = non-fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 6: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, ECRC Error = masked, ECRC Error = non-fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Mask bit (Uncorrectable Error Mask register) to 1.
- v. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 7: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Fatal Error Reporting = enabled, ECRC Error = unmasked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 8: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = enabled, Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Set SERR# Enable bit (Command register) to 1.
- iii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 9: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Fatal Error Reporting = disabled, ECRC Error = unmasked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the ECRC Error Mask bit (Uncorrectable Error Mask register) to 0.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 10: (Only if ECRC\_CHECK\_IMPLEMENTED\_FLAG=1) SERR# Enable = disabled, Fatal Error Reporting = enabled, ECRC Error = masked, ECRC Error = fatal severity**

- i. If ECRC\_CHECK\_IMPLEMENTED\_FLAG=1, then clear the ECRC Check Enable bit (Advanced Error Capabilities and Control register) to 1.
- ii. Clear SERR# Enable bit (Command register) to 0.
- iii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Mask bit (Uncorrectable Error Mask register) to 1.
- v. If AER\_IMPLEMENTED\_FLAG=1, then set the ECRC Error Severity bit (Uncorrectable Error Mask register) to 1.

**ALL TEST CASES:**

- a. MACRO\_PTC\_CONFIG\_TRACE\_BUF (ILP\_HEADERS\_ONLY, UPSTREAM\_DIR)  
// trace buffer to capture all TLP headers from DUT.

**TEST CASE 2 ONLY:**

MACRO\_PTC\_PROGRAM (GENERATE\_ECRC, CONFIG\_RD\_REQ, 1) // PTC will add a TLP digest with a valid ECRC to the next CONFIG READ it transmits.

**TEST CASE 1 and TEST CASES 3 to 10 ONLY:**

MACRO\_PTC\_PROGRAM (CORRUPT\_ECRC, CONFIG\_RD\_REQ, 1) // PTC will add a TLP digest with an invalid ECRC to the next CONFIG READ it transmits.

**ALL TEST CASES:**

- a. MACRO\_PTC\_ARM () // starts the trace buffer capture.
- b. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- c. MACRO\_PTC\_DISARM () // ends the trace buffer capture.
- d. MACRO\_READ\_DATA\_FROM\_PTC () // get the trace buffer.
- e. Verify that:

**TEST CASE 1 ONLY:**

- i. No ERR\_NONFATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT (other Message TLPs are ignored, as they are a side-effect of this test).
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the DUT did not set any of the DUT did not set any of the four error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's Uncorrectable Error Status register is not set.

**TEST CASE 2 ONLY:**

- i. If FUNCTION\_EXISTS\_FLAG is 1, no ERR\_NONFATAL Message TLP is sent by DUT.
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the DUT did not set any of the four error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's Uncorrectable Error Status register is not set.

**TEST CASE 3, TEST CASE 4 ONLY:**

- i. If FUNCTION\_EXISTS\_FLAG is 1, DUT transmits ERR\_NONFATAL Message TLP using TC=0x0.
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 5, TEST CASE 6 ONLY:**

- i. If FUNCTION\_EXISTS\_FLAG is 1, No ERR\_NONFATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT.
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 7, TEST CASE 8 ONLY:**

- i. If FUNCTION\_EXISTS\_FLAG is 1, DUT transmits ERR\_FATAL Message TLP using TC=0x0.
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 9, TEST CASE 10 ONLY:**

- i. If FUNCTION\_EXISTS\_FLAG is 1, No ERR\_FATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT.
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then ECRC Error Status bit in the DUT's Uncorrectable Error Status register is set.

**ALL TEST CASES:**

- a. If all of the conditions above are met, then DUT passes the test for that Function.
  - b. If any of the conditions above are not met, log it as DUT's failure.
3. If the DUT fails for any Function, treat the overall result as DUT's failure.

**3.4.2.3 Switch and Bridge Downstream Port Test****Topology:**

Switch Test Topology, PTC in Platform Test mode

**~~SECTION NOTES~~Section Notes:**

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

**3.4.2.4 Switch and Bridge Upstream Port Test****Topology:**

Endpoint Test Topology, PTC in Add-in Card Test mode

**~~SECTION NOTES~~Section Notes:**

Algorithm same as in the Endpoint Device Test except the DUT is a Switch's or Bridge's upstream port.

Commented [FN11]: ENH: New tests for Poisoned TLP.

### 3.4.3 Test 54-30 Poisoned TLP

#### Test Introduction

The intent of this test is to verify that the DUT will check the EP bit in a received TLP containing a data payload that targets the DUT and if the bit is set it logs a Received Poisoned TLP Received error associated with the port. Finally, it verifies that an uncorrectable error message is controlled by the enable, mask, and severity bits.

#### Notes:

- Test applies to all PCI Express device and port types that have a link.
- DATA\_BUF – holds the data read back from the device.

#### 3.4.3.1 Root Port Test

##### Topology:

Platform Test Topology, PTC in Platform Test mode

##### Section Notes:

Root Port (DUT) is the CONFIG\_RD requester and the PTC is the completer for that request in this test.

##### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed and no trigger conditions set up.

##### Procedure:

1. MACRO\_PTC\_PROGRAM\_POISON\_TLP\_CONFIG\_RD\_COMPLETION, 1) // PTC will set EP bit to 1 for the next CONFIG\_READ\_COMPLETION it transmits.
2. MACRO\_PTC\_ARM()
3. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC(VENDOR\_DEV\_ID)
4. MACRO\_PTC\_STATUS(ACTION\_COUNT)
5. MACRO\_PTC\_CLEANUP()
- Verify that ±
6. The DUT generated an ACK DLLP for the CONFIG\_RD\_COMPLETION TLP.
7. If all of the conditions above are met the DUT passes the test.
8. If any of the conditions above are not met, log it as DUT's failure.

### 3.4.3.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

Root Port is the CONFIG RD requester and Endpoint (DUT) is the completer for that request in this test.

#### Initial Conditions:

- Platform is up and running, with drivers for the PTC loaded and functioning.
- PTC is disarmed and no trigger conditions set up.
- DUT is running default traffic (if any) – that is no application started yet.
- DUT has received at least one configuration write with the correct value (i.e., Bus Number and Device Number) that the DUT will use as its Requester ID for all TLPs it generates.

#### Procedure:

##### 1. For Function Number=0 in DUT:

- a. If AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Uncorrectable Error Status register and verify that the Poisoned TLP Received Error Status bit is not set.
- b. Clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register) and verify that none of these error status bits are set.
- c. Program the following values to the indicated registers in the DUT:

##### **TEST CASE 1: SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = non-fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

##### **TEST CASE 2: SERR# Enable = enabled, Non-Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = non-fatal severity**

- i. Set SERR# Enable bit (Command register) to 1.
- ii. Clear Non-Fatal Error Reporting Enable bit (Device Control register) to 0.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 3: SERR# Enable = disabled, Non-Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = non-fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Clear Non-Fatal Error Reporting Enable bit (Device Control register) to 0.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 4: SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, Poisoned TLP Received Error = masked, Poisoned TLP Received Error = non-fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 5: SERR# Enable = disabled, Fatal Error Reporting = enabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Set Fatal Error Reporting Enable bit (Device Control register) to 1.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 6: SERR# Enable = enabled, Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = fatal severity**

- i. Set SERR# Enable bit (Command register) to 1.
- ii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 7: SERR# Enable = disabled, Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.



**TEST CASE 8: SERR# Enable = disabled, Fatal Error Reporting = enabled, Poisoned TLP Received Error = masked, Poisoned TLP Received Error = fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Set Fatal Error Reporting Enable bit (Device Control register) to 1.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.
- d. MACRO PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY,UPSTREAM\_DIR) // trace buffer to capture all TLP headers from DUT.
- e. MACRO PTC\_PROGRAM (POISON\_TLP, CONFIG\_WR\_REQ, 1) // PTC will PTC will set EP bit to 1 for the next CONFIG\_WRITE it transmits.
- f. MACRO PTC\_ARM () // starts the trace buffer capture.
- g. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- h. MACRO PTC\_DISARM () // ends the trace buffer capture.
- i. MACRO\_READ\_DATA\_FROM\_PTC () // get the trace buffer.
- j. Verify that:

**TEST CASE 1, TEST CASE 2 ONLY:**

- i. DUT transmits ERR\_NONFATAL Message TLP using TC=0x0.
- ii. The Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 3, TEST CASE 4 ONLY:**

- i. No ERR\_NONFATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT.
- ii. The Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 5, TEST CASE 6 ONLY:**

- i. DUT transmits ERR\_FATAL Message TLP using TC=0x0.
- ii. The Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 7, TEST CASE 8 ONLY:**

- i. No ERR\_FATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT.
- ii. The Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.

iii. If AER\_IMPLEMENTED\_FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.

k. If all of the conditions above are met then DUT passes the test for Function 0.

l. If any of the conditions above are not met, log it as DUT's failure.

2. For (Function Number=1; Function Number=7; Function Number++) in DUT:

a. Clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register).

b. Check the Unsupported Request Detected bit (Device Status register):

i. If the Unsupported Request Detected bit is set to 1, then this Function Number does not correspond to an implemented function in the DUT, so set the software flag FUNCTION\_EXISTS\_FLAG=0.

ii. If the Unsupported Request Detected bit is clear, then this Function Number correspond to an implemented function in the DUT, so set the software flag FUNCTION\_EXISTS\_FLAG=1.

c. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then clear all the bits in the DUT's Uncorrectable Error Status register and verify that the Poisoned TLP Received Error Status bit is not set.

d. If FUNCTION\_EXISTS\_FLAG is 1, clear Correctable Error Detected, Non-Fatal Error Detected, Fatal Error Detected, Unsupported Request Detected bits (Device Status register) and verify that none of the four error status bits in the Device Status register are set.

e. If FUNCTION\_EXISTS\_FLAG is 1, program the following values to the indicated registers in the DUT:

**TEST CASE 1: SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = non-fatal severity**

i. Clear SERR# Enable bit (Command register) to 0.

ii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.

iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.

iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 2: SERR# Enable = enabled, Non-Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = non-fatal severity**

i. Set SERR# Enable bit (Command register) to 1.

ii. Clear Non-Fatal Error Reporting Enable bit (Device Control register) to 0.

iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.

iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 3: SERR# Enable = disabled, Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = non-fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 4: SERR# Enable = disabled, Non-Fatal Error Reporting = enabled, Poisoned TLP Received Error = masked, Poisoned TLP Received Error = non-fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 0.

**TEST CASE 5: SERR# Enable = disabled, Fatal Error Reporting = enabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Set Fatal Error Reporting Enable bit (Device Control register) to 1.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 6: SERR# Enable = enabled, Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = fatal severity**

- i. Set SERR# Enable bit (Command register) to 1.
- ii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 7: SERR# Enable = disabled, Fatal Error Reporting = disabled, Poisoned TLP Received Error = unmasked, Poisoned TLP Received Error = fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Clear Fatal Error Reporting Enable bit (Device Control register) to 0.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then clear the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 0.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.

**TEST CASE 8: SERR# Enable = disabled, Fatal Error Reporting = enabled, Poisoned TLP Received Error = masked, Poisoned TLP Received Error = fatal severity**

- i. Clear SERR# Enable bit (Command register) to 0.
- ii. Set Non-Fatal Error Reporting Enable bit (Device Control register) to 1.
- iii. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Mask bit (Uncorrectable Error Mask register) to 1.
- iv. If AER\_IMPLEMENTED\_FLAG=1, then set the Poisoned TLP Received Error Severity bit (Uncorrectable Error Mask register) to 1.
- f. MACRO PTC\_CONFIG\_TRACE\_BUF (TLP\_HEADERS\_ONLY,UPSTREAM\_DIR) // trace buffer to capture all TLP headers from DUT.
- g. MACRO PTC\_PROGRAM (POISON\_TLP, CONFIG\_WR\_REQ, 1) // PTC will PTC will set EP bit to 1 for the next CONFIG\_WRITE it transmits.
- h. MACRO PTC\_ARM () // starts the trace buffer capture.
- i. DATA\_BUF = MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (VENDOR\_DEV\_ID)
- j. MACRO\_PTC\_DISARM () // ends the trace buffer capture.
- k. MACRO\_READ\_DATA\_FROM\_PTC () // get the trace buffer.
- l. Verify that:

**TEST CASE 1, TEST CASE 2 ONLY:**

- i. If FUNCTION\_EXISTS\_FLAG is 1, DUT transmits ERR\_NONFATAL Message TLP using TC=0x0.
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 3, TEST CASE 4 ONLY:**

- i. If FUNCTION\_EXISTS\_FLAG is 1, No ERR\_NONFATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT.
- ii. If FUNCTION\_EXISTS\_FLAG is 1, the Non-Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If FUNCTION\_EXISTS\_FLAG is 1 and if AER\_IMPLEMENTED\_FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 5, TEST CASE 6 ONLY:**

- i. If FUNCTION EXISTS FLAG is 1, DUT transmits ERR\_FATAL Message TLP using TC=0x0.
- ii. If FUNCTION EXISTS FLAG is 1, the Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
- iii. If FUNCTION EXISTS FLAG is 1 and if AER\_IMPLEMENTED FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.

**TEST CASE 7, TEST CASE 8 ONLY:**

- i. If FUNCTION EXISTS FLAG is 1, No ERR\_FATAL Message TLP with this Function's Function Number in the Requester ID field is sent by DUT.
  - ii. If FUNCTION EXISTS FLAG is 1, the Fatal Error Detected bit in the DUT's Device Status register is set and DUT did not set any of the other three error status bits in the Device Status register.
  - iii. If FUNCTION EXISTS FLAG is 1 and if AER\_IMPLEMENTED FLAG=1, then Poisoned TLP Received Error Status bit in the DUT's Uncorrectable Error Status register is set.
  - m. If all of the conditions above are met, then DUT passes the test for that Function.
  - n. If any of the conditions above are not met, log it as DUT's failure.
3. If the DUT fails for any Function, treat the overall result as DUT's failure.

**3.4.3.3 Switch and Bridge Downstream Port Test**Topology:Switch Test Topology, PTC in Platform Test modeSection Notes:Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.**3.4.3.4 Switch and Bridge Upstream Port Test**Topology:Endpoint Test Topology, PTC in Add-in Card Test modeSection Notes:Algorithm same as in the Endpoint device test except the DUT is a Switch's or Bridge's upstream port.

### 3.5 Test 55-10 Reserved Bits in Training Sequences

#### Test Introduction

The intent of these tests is to verify that the DUT will ignore the actual received value in the Reserved bits of the TS ordered Sets, and treat the Reserved bits as if they contained zero. The definition of which bits are Reserved depends on which *PCI Express Base Specification* testing level is being used:

For PCIe1.x:

- Bits 0, 2:7 in symbol 4 (Data Rate Identifier)
- Bits 4:7 in symbol 5 (Training Control)

For PCIe2.x:

- Bits 0, 3:5 in symbol 4 (Data Rate Identifier)
- Bits 5:7 in symbol 5 (Training Control)
- Bit 4 in symbol 5 of TS2 (Training Control)

For PCIe3.x:

- Bits 0, 4:5 in symbol 4 (Data Rate Identifier)
- Bits 5:7 in symbol 5 (Training Control)

~~Bit 4 in symbol 5 of TS2 (Training Control)~~

For PCIe4.x:

- ~~□ Bits 0, 5 in symbol 4 (Data Rate Identifier)~~
- ~~□ Bits 6:7 in symbol 5 (Training Control)~~
- ~~□ Bit 5 in symbol 5 of TS1 (Training Control)~~

**Commented [FN12]:** B40: Extension Devices ECN to Base 3.0 now defines this bit as Retimer Present.

**Commented [FN13]:** B40: Add Gen4.

**Commented [FN14]:** B40: Data Rate bit 4 is no longer reserved in Gen4.

**Commented [FN15]:** B40:TS2 Symbol 5, bit 5 is defined in Gen4 as Two Retimers Present.

#### 3.5.1 Endpoint Device Test

Initial Conditions:

1. Platform and the DUT are powered, platform initiates fundamental reset to the DUT, and platform is up and running, with drivers for the test platform loaded and functioning. The link is in Detect state.



Note: . . . Once all criteria for the platform LTSSM to move to the next LTSSM state have been met (as specified in Chapter 4 of the *PCI Express Base Specification*), the platform must make the transition to the next state within 500  $\mu$ s.

~~2. Note: Once all criteria for the platform LTSSM to move to the next LTSSM state have been met (as specified in Chapter 4 of the *PCI Express Base Specification*), the platform must make the transition to the next state within 500  $\mu$ s.~~

~~3.2.~~ Platform initiates link training into L0 state, advertising 2.5 GT/s data rate support. For this training all the bits in the TS1/TS2 that are reserved in the appropriate *PCI Express Base*

5 *Specification **testing level** are set to 0 in every TS1/TS2 transmitted. Verify that link training is successful by checking that Idle Symbols are transmitted by the DUT at 2.5 GT/s, or by checking that the link is operational at 2.5 GT/s upon entering L0. To check that the link is operational, platform will send ~~InitFCx DLLPs~~ to complete flow control initialization, send a configuration read to register 0 (vendor / device ID), and verify that valid data is returned by the DUT. Otherwise, log as DUT failure and note LTSSM state at which link training is stuck.*

**Commented [FN16]:** B40: For 16.0 GT/s these are Data Link Feature DLLPs followed by InitFCx DLLPs.

4.3. Platform brings link into Detect state by initiating fundamental reset to the DUT.

5.4. Platform initiates link training into L0 state advertising 2.5 GT/s data rate support. For this training all the bits in the TS1/TS2 that are reserved in the appropriate **PCI Express** Base Specification **testing level** are set to 1 in every TS1/TS2 transmitted.

15 ~~6.5.~~ Verify that link training is successful by checking that Idle Symbols are transmitted by the DUT at 2.5 GT/s, or by checking that the link is operational at 2.5 GT/s upon entering L0. To check that the link is operational, platform will send ~~InitFCx DLLPs~~ to complete flow control initialization, send a configuration read to register 0 (vendor / device ID), and verify that valid data is returned by the DUT. Otherwise, log as DUT failure and note LTSSM state at which link training is stuck.

**Commented [FN17]:** B40: For 16.0 GT/s these are Data Link Feature DLLPs followed by InitFCx DLLPs.

20 ~~7.6.~~ Repeat Steps ~~22~~ and ~~33~~ are repeated; this time platform initiates link retraining by bringing the link to Recovery.RcvrLock, to Recovery.RcvrCfg, to Recovery.Idle, and back to L0 state. During Recovery state the specified reserved bits in step ~~33~~ are still set to 1 for every TS1/TS2 transmitted. Verify that link retraining is successful by checking that Idle Symbols are transmitted by the DUT at 2.5 GT/s, or by checking that the link is operational at 2.5 GT/s upon re-entering L0. To check that the link is operational, platform will send a configuration read to register 0 (vendor / device ID), and verify that valid data is returned by the DUT. Otherwise, log as DUT failure and note LTSSM state at which link training is stuck.

30 ~~8.7.~~ Platform brings the link back to Detect state by initiating fundamental reset to the DUT. Steps ~~41-44~~ are repeated, with the platform advertising 5.0 GT/s support. For a 5.0 GT/s capable DUT, at every step, the platform must verify that the link training is successful at 5.0 GT/s.

~~9.8.~~ Platform brings the link back to Detect state by initiating fundamental reset to the DUT. Steps ~~41-44~~ are repeated, with the platform advertising 8.0 GT/s support. For a 8.0 GT/s capable DUT, at every step, the platform must verify that the link training is successful at 8.0 GT/s.

35 ~~9.~~ Platform brings the link back to Detect state by initiating fundamental reset to the DUT. Steps ~~1-4~~ are repeated, with the platform advertising 16.0 GT/s support. For a 16.0 GT/s capable DUT, at every step, the platform must verify that the link training is successful at 16.0 GT/s.

**Commented [FN18]:** B40: Add 16.0 GT/s.

## 3.5.2 Root Port Test

40 The algorithm is the same as an Endpoint except the DUT is a downstream port on a system and the PTC is in Endpoint emulation mode. In Endpoint emulation mode, the fundamental reset is replaced by a power cycle of the system. In Endpoint emulation mode, the platform can only verify that the link is in L0 state at the correct link speed by checking that Idle Symbols are transmitted by the DUT at the correct link speed.

### 3.5.3 Switch and Bridge Test

For the upstream port of a Switch or Bridge, the Endpoint test is run.  
For the downstream port of a Switch or Bridge, the Root Port Test is run.

## 3.6 Test 56-10 De-emphasis Request During Speed Change

### Test Introduction

The intent of this test is to verify that a downstream component responds correctly to the request to use -3.5 dB or -6 dB of de-emphasis at 5.0 GT/s during the Recovery state while going through a speed change after the link reaches L0.

### Notes:

- This test applies to Endpoints and Switch Upstream Ports.
- The test requires the use of the PTC or other piece of test equipment capable of establishing a Link (L0) with the DUT and a real time oscilloscope for measurement.

### Procedure:

10. The Test Equipment initiates link training into the L0 state, at 2.5 GT/s data rate.
11. The Test Equipment initiates a speed change to 5.0 GT/s data rate with the Selectable De-emphasis training sequence bit set to request -3.5 dB (bit 6, symbol 4 in TS2).
12. Optionally, read back the Current De-emphasis Level in the Link Status 2 register in all Functions in the Upstream Port of the DUT. This step passes if all values are 1. If any value is 0, report a warning.
13. Capture 1 million unit intervals of data rate at 5.0 GT/s.
14. Measure the mean histogram value of the eye amplitude at the center of the eye for the transition eye (V<sub>-3.5dB transition</sub>) and non-transition eye (V<sub>-3.5dB non-transition</sub>).
15. The Test Equipment then brings the link back to the Detect state by initializing fundamental reset to the DUT.
16. The Test Equipment initiates link training into the L0 state, at 2.5 GT/s data rate.
17. The Test Equipment initiates a speed change to 5.0 GT/s data rate with the Selectable De-emphasis training sequence bit set to request -6 dB (bit 6, symbol 4 in TS2).
18. Optionally, read back the Current De-emphasis Level in the Link Status 2 register in all Functions in the Upstream Port of the DUT. This step passes if all values are 0. If any value is 1, report a warning.
19. Capture ~~1~~one million unit intervals of data at 5.0 GT/s.
20. Measure the mean histogram value of the eye amplitude at the center of the eye for the transition eye (V<sub>-6.0dB transition</sub>) and non-transition eye (V<sub>-6.0dB non-transition</sub>).



21. The test passes if  $\text{Measured\_Change} \geq 0.4 \text{ dB}$ .  $\text{Measured\_Change}$  is computed as:
- $$\text{Measured\_Change} = 20 \times \log \left( \frac{V_{-6.0\text{dB transition}}}{V_{-6.0\text{dB non-transition}} \times V_{-3.5\text{dB non-transition}}} \right) - V_{-3.5\text{dB transition}}$$



**Note:** The PCI Express Base Specification requires this be  $\geq 0.5 \text{ dB}$ . The 0.4 dB criteria allow for measurement error.

21. Note: The PCI Express Base Specification requires this be  $\geq 0.5 \text{ dB}$ . The 0.4 dB criteria allows for measurement error.

## 3.7 Link Equalization

These tests verify that the DUT will correctly respond to Link Equalization requests to adjust ~~T<sub>xx</sub>~~ EQ-presets and ~~T<sub>xx</sub>~~ coefficients for any legal requests following legal timings. A variety of cases in the ~~T<sub>xx</sub>~~ coefficient space are covered. The test also provides Rx hints for 8.0 GT/s only. The test verifies that protocol is correctly followed for each case in the coefficient space that is tested. This test does not verify the correctness of the electrical equalization characteristics of the DUT.

### 3.7.1 Test 57-10 ~~for~~ Adjusting Initial Preset for 8.0 GT/s

#### Test Introduction

The intent of this test is to verify that the DUT sends/accepts EQ TS1 and EQ TS2 when going to 8.0 GT/s.

#### 3.7.1.1 DUT is a Motherboard or a Downstream Switch Port

- Perform the steps given in Section A.2.2A.2.2.1 to go to the Recovery.RcvrLock state. ~~At this step, the actual link data rate is not 8.0 GT/s.~~
- The PTC transmits TS1s with non-PAD link number and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. If the PTC receives any EQ TS1 with any initial preset request with the transmitter preset value in the range of 0xB to 0xF or the receiver preset hint value of 0x7 the DUT will fail the test. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link number and lane numbers to the ones being transmitted the PTC transitions to the Recovery.RcvrCfg state.
- The PTC transmits TS2s with non-PAD link number and non-PAD lane numbers. All data rates are advertised. If the PTC receives any EQ TS2 with any initial preset request with the transmitter preset value in the range of 0xB to 0xF or the receiver preset hint value of 0x7 the DUT will fail the test. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s data rate advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 and all data rates being advertised, after receiving the first TS2s and without interruption by an EIEOS, the PTC transitions to the Recovery.Speed state. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and 32 TS2s shall be retransmitted.

- 5 4. In the Recovery.Speed state the PTC shall time out and ends the test.
5. If at any time in the above steps, the PTC link losses contact with the DUT, ~~that Test Case~~the test is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) ~~However, at least one of the Test Cases must not lose contact in order for the DUT to pass the test.~~
- 10 6. If all the conditions above are met, then the DUT passes the test.
7. If any of the conditions above are not met (excluding losing contact with the DUT), log it as DUT's failure.

### 3.7.1.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform the steps given in Section ~~A.2.2~~A.2.2.2 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. The PTC shall transmit EQ TS1 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) and receiver preset hint values (symbol 6, bits 2:0) from a Test Case (starting at Test Case 1). All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
  - TEST CASE 1: Transmitter Preset = 0x0, Receiver Preset Hint = 0x0
  - TEST CASE 2: Transmitter Preset = 0x1, Receiver Preset Hint = 0x1
  - TEST CASE 3: Transmitter Preset = 0x2, Receiver Preset Hint = 0x2
  - TEST CASE 4: Transmitter Preset = 0x3, Receiver Preset Hint = 0x3
  - TEST CASE 5: Transmitter Preset = 0x4, Receiver Preset Hint = 0x4
  - TEST CASE 6: Transmitter Preset = 0x5, Receiver Preset Hint = 0x5
  - TEST CASE 7: Transmitter Preset = 0x6, Receiver Preset Hint = 0x6
  - TEST CASE 8: Transmitter Preset = 0x7, Receiver Preset Hint = 0x0
  - TEST CASE 9: Transmitter Preset = 0x8, Receiver Preset Hint = 0x1
  - TEST CASE 10: Transmitter Preset = 0x9, Receiver Preset Hint = 0x2
  - TEST CASE 11: Transmitter Preset = 0xA, Receiver Preset Hint = 0x3
3. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. The PTC shall transmit EQ TS2 (symbol 6, bit 7 set to 1), with transmitter preset values (symbol 6, bits 6:3) and receiver preset hint values (symbol 6, bits 2:0) from a Test Case (starting at Test Case 1). All data rates are advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 ~~and all data rates being advertised~~, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS, the count is reset and the 32 TS2s are retransmitted. If the received TS2s do not advertise 8.0 GT/s, then the ~~Test Case~~ is aborted, and the test result is reported as skipped.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rate within 0.5 ms. The next state is Recovery.RcvrLock at the new data rate.
5. The PTC enters Phase 1 ~~at 8.0 GT/s~~ of the Recovery.Equalization state whereas DUT enters Phase 0 ~~at 8.0 GT/s~~. The PTC transmits TS1s with EC = 01b, Tx equalization sets the presets it received in the EQ TS2s and reflects its current coefficient values. The PTC should see the DUT reflecting the transmitter preset value it has requested in the TS1s the DUT sends. If the correct requested transmitter preset value is reflected in the received TS1 (symbol 6, bits 6:3), the PTC shall time out and end the test. The PTC shall repeat steps ~~4~~1 through ~~5~~3 again with the next Test Case, until all Test Cases are completed.
6. If at any time in the above steps, the PTC link losses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of the Test Cases must not lose contact in order for the DUT to pass the test.

7. If all the conditions above are met then the DUT passes the test.
8. If any of the conditions above are not met (excluding losing contact with the DUT), log it as DUT's failure.

### 3.7.2 Test 57-11 Adjusting Initial Preset for 16.0 GT/s

Commented [FN19]: B40: Add 16.0 GT/s.

#### Test Introduction

The intent of this test is to verify that the DUT sends/accepts 8GT EQ TS2 when going to 16.0 GT/s.

#### 3.7.2.1 DUT is a Motherboard or a Downstream Switch Port

1. Perform the steps given in Section A.2.2.1 to go to the Recovery.RcvrLock state.
2. The PTC transmits TS1s with the non-PAD link and lane numbers set during the Configuration states. The speed change bit is set to 1 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with the identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall let the DUT start at 8.0 GT/s using its own default Tx preset settings and not send any preset requests. After receiving 8 consecutive TS2s with speed change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted after receiving the first TS2 and without interruption by an EIEOS, both the PTC and the DUT transition to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS then the counting shall be reset and the 32 TS2s have to be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed as follows. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
5. The PTC enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization set to the presets it received in the EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms of entering Phase 0 at 8.0 GT/s the PTC transitions to Phase 1 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
6. In Phase 1 at 8.0 GT/s, the PTC transmits TS1s with EC = 01b, preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 8.0 GT/s. In Phase 1 at 8.0 GT/s it notes the values of the FS and the LF being sent by the DUT. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
7. In Phase 2 at 8.0 GT/s, the PTC shall not request any coefficients. The PTC shall transition to Phase 3 at 8.0 GT/s.

8. In Phase 3 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 11b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns after receiving the new request in 2 consecutive TS1s and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 3 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 11b. After receiving 2 consecutive TS1s with EC = 00b the PTC shall reenter Recovery.RcvrLock.
9. The PTC transmits TS1s with non-PAD link number and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link number and lane numbers to the ones being transmitted the PTC transitions to the Recovery.RcvrCfg state.
10. The PTC transmits TS2s with non-PAD link number and non-PAD lane numbers. All data rates are advertised. If the PTC receives any 8GT EQ TS2 with any initial preset request with the transmitter preset value in the range of 0xB to 0xF the DUT will fail the test. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 16.0 GT/s data rate advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 and all data rates being advertised, after receiving the first TS2s and without interruption by an EIEOS, the PTC transitions to the Recovery.Speed state. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and 32 TS2s shall be retransmitted.
11. In the Recovery.Speed state the PTC shall time out and ends the test.
12. If at any time in the above steps, the PTC link losses contact with the DUT, the test is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.)
13. If all the conditions above are met, then the DUT passes the test.
14. If any of the conditions above are not met (excluding losing contact with the DUT), log it as DUT's failure.

### 3.7.2.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform the steps given in Section A.2.2.2 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1 and up to 8.0 GT/s being advertised. The PTC shall transmit EQ TS1 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall transmit EQ TS2 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to

- 5 Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s within 0.5 ms. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the  
 10 number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
5. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed.
6. The PTC enters Phase 1 at 8.0 GT/s of the Recovery.Equalization state whereas DUT enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization set presets it  
 15 feels appropriate to the trace length, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
7. In Phase 2 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2  
 20 consecutive TS1s with EC = 10b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in  
 25 bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 2 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 10b. After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 8.0 GT/s.
8. In Phase 3 at 8.0 GT/s, the PTC transmits TS1s with EC = 11b, preset set to the one requested in the EQ TS2s it received from the DUT and reflect its current coefficient values. In Phase 3  
 30 at 8.0 GT/s the PTC shall not request any coefficients. The PTC shall transition to Recovery.RcvrLock.
9. The PTC transmits TS1s at 8.0 GT/s data rate with EC = 00b. The speed change bit is set to 1 and up to 16.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive  
 35 TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
10. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed change bit is set to 1. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC  
 40 transitions to Recovery.RcvrCfg.
11. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. The PTC shall transmit 8GT EQ TS2 (symbol 7, bit 7 set to 1, bits 2:0 set to 0), with transmitter  
 45 preset values (symbol 7, bits 6:3) from a Test Case (starting at Test Case 1). All data rates are advertised. After receiving 8 consecutive TS2s with speed change bit set to 1 including 16.0 GT/s advertised, and after transmitting 32 TS2s with speed change bit set to 1 and all data rates being advertised, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS, the count is reset and the 32 TS2s are retransmitted. If the received TS2s do not advertise 16.0 GT/s, then the test case is aborted, and the test result is reported as skipped.

- TEST CASE 1: Transmitter Preset = 0x0
- TEST CASE 2: Transmitter Preset = 0x1
- TEST CASE 3: Transmitter Preset = 0x2
- TEST CASE 4: Transmitter Preset = 0x3
- TEST CASE 5: Transmitter Preset = 0x4
- TEST CASE 6: Transmitter Preset = 0x5
- TEST CASE 7: Transmitter Preset = 0x6
- TEST CASE 8: Transmitter Preset = 0x7
- TEST CASE 9: Transmitter Preset = 0x8
- TEST CASE 10: Transmitter Preset = 0x9
- TEST CASE 11: Transmitter Preset = 0xA

12. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rate within 0.5 ms. The next state is Recovery.RcvrLock at the new data rate.
13. The PTC enters Phase 1 at 16.0 GT/s of the Recovery.Equalization state whereas DUT enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization sets the presets it received in the 8GT EQ TS2s and reflects its current coefficient values. The PTC should see the DUT reflecting the transmitter preset value it has requested in the TS1s the DUT sends. If the correct requested transmitter preset value is reflected in the received TS1 (symbol 6, bits 6:3), the PTC shall time out and end the test. The PTC shall repeat steps 1 through 13 again with the next Test Case, until all Test Cases are completed.
14. If at any time in the above steps, the PTC link losses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of the Test Cases must not lose contact ~~in order~~ for the DUT to pass the test.
15. If all the conditions above are met, then the DUT passes the test.
16. If any of the conditions above are not met (excluding losing contact with the DUT), log it as DUT's failure.

### 3.7.23.7.3 Test 58-10 ~~for~~ Adjusting Presets for 8.0 GT/s

#### Test Introduction

The intent of this test is to verify that the DUT handles requests to adjust its TX preset settings during link equalization at 8.0 GT/s.

#### 3.7.2.13.7.3.1 DUT is a Motherboard or a Downstream Switch Port

1. Perform the steps given in Section ~~A.2.2~~A.2.2.1 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. ~~On~~After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.

3. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 ~~and all data rates being advertised~~, after receiving the first TS2s and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and 32 TS2s shall be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC shall change to 8.0 GT/s data rate within 0.5 ms. The next state is Recovery.RcvrLock.
5. The DUT enters Phase 1 ~~at 8.0 GT/s~~ of the Recovery.Equalization state whereas the PTC enters Phase 0 ~~at 8.0 GT/s~~. The PTC transmits TS1s with EC = 00b, with Transmitter Preset containing the value it received in the EQ TS2s, and with Pre-cursor, Cursor, and Post-cursor coefficient values associated with that Transmitter Preset. PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in ~~two~~ 2 consecutive TS1s with EC = 01b (for use in step 7). If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 1 ~~at 8.0 GT/s~~. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 01b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.
6. In Phase 1 ~~at 8.0 GT/s~~, the PTC transmits TS1s with EC = 01b, with preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current FS, LF, and Post-cursor Coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms the PTC transitions to Phase 2 ~~at 8.0 GT/s~~. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 10b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.
7. In Phase 2 ~~at 8.0 GT/s~~ the PTC transmits TS1 with EC = 10b, with the Use Preset bit (symbol 6, bit 7) set to a Test Case value (starting at Test Case 1), and transmitter preset values (symbol 6, bits 6:3) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected values for the Test Case (starting at Test Case 1). When the Expected Pre-Cursor, Cursor and Post-Cursor values are “any valid”, the received TS1 matches if all of the following are true (using FS and LF values captured in ~~Step 5~~ 5):
  - a.  $\text{Pre-Cursor} \leq \text{Floor}(\text{FS}/4)$
  - b.  $\text{Pre-Cursor} + \text{Cursor} + \text{Post-Cursor} = \text{FS}$
  - c.  $\text{Cursor} - \text{Pre-Cursor} - \text{Post-Cursor} \geq \text{LF}$

If this check fails ~~and the requested Transmitter Preset is not Reserved (e.g. 0xA to 0xA), the DUT fails the test. If this check fails and the requested Transmitter Preset is Reserved (e.g. 0xB to 0xF), the DUT is issued a warning. When the Expected Pre-Cursor, Cursor and Post-Cursor values are “not checked”, the values in the returned coefficient fields are ignored.~~

**Commented [FN20]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).



- 5     **TEST CASE 1: Transmitter Preset = 0x0, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**
- Expected Transmitter Preset = 0x0
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid
- 10    **TEST CASE 2: Transmitter Preset = 0x1, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**
- Expected Transmitter Preset = 0x1
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid
- 15    **TEST CASE 3: Transmitter Preset = 0x2, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – (2\*Floor<sub>2</sub>(FS/4)), Post-Cursor = Floor<sub>2</sub>(FS/4)**
- Expected Transmitter Preset = 0x2
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid
- 20    **TEST CASE 4: Transmitter Preset = 0x3, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**
- Expected Transmitter Preset = 0x3
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid
- 25    **TEST CASE 5: Transmitter Preset = 0x4, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**
- Expected Transmitter Preset = 0x4
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid
- 30    **TEST CASE 6: Transmitter Preset = 0x5, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – (2\*Floor<sub>2</sub>(FS/4)), Post-Cursor = Floor<sub>2</sub>(FS/4)**
- Expected Transmitter Preset = 0x5
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid
- 35    **TEST CASE 7: Transmitter Preset = 0x6, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**
- Expected Transmitter Preset = 0x6
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid
- 40    **TEST CASE 8: Transmitter Preset = 0x7, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**
- Expected Transmitter Preset = 0x7
  - Expected Reject Coefficient Values = 0
  - Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 9: Transmitter Preset = 0x8, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – (2\*Floor<sub>2</sub>(FS/4)), Post-Cursor = Floor<sub>2</sub>(FS/4)**

- Expected Transmitter Preset = 0x8
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 10: Transmitter Preset = 0x9, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x9
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 11: Transmitter Preset = 0xA, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xA
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 12: Transmitter Preset = 0xB, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – (2\*Floor<sub>2</sub>(FS/4)), Post-Cursor = Floor<sub>2</sub>(FS/4)**

- Expected Transmitter Preset = 0xB
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**TEST CASE 13: Transmitter Preset = 0xC, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xC
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**TEST CASE 14: Transmitter Preset = 0xD, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xD
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**TEST CASE 15: Transmitter Preset = 0xE, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – (2\*Floor<sub>2</sub>(FS/4)), Post-Cursor = Floor<sub>2</sub>(FS/4)**

- Expected Transmitter Preset = 0xE
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**TEST CASE 16: Transmitter Preset = 0xF, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xF
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**Commented [FN21]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**Commented [FN22]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**Commented [FN23]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**Commented [FN24]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**Commented [FN25]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).



**Note:** . An earlier revision of this specification defined Test Case 17 which has since been removed, as it was not a valid preset request test case, and so that test case does not affect the pass/fail status of the DUT

5

~~8.~~ Note: An earlier draft revision of this specification defined Test Case 17. This which has since been removed, as it was not a valid preset request test case. There is no harm in running this test case. If run, and so it that test case does not affect the pass/fail status of the DUT.

10

~~9.~~8. In Phase 3 at 8.0 GT/s the PTC transmit TS1s with EC = 11b, reflecting its current coefficient values, signaling the DUT to transition to Phase 3 at 8.0 GT/s. If the PTC receives 2 consecutive TS1s with EC = 11b and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will not fail the test and testing will continue. Otherwise when the PTC receives 2 consecutive TS1s with EC = 00b, the PTC transitions to the Recovery.RecvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. If the PTC does not receive either 2 consecutive TS1s with EC = 11b or 2 consecutive TS1s with EC = 00b, within 32 ms, the DUT fails.

15

~~40.~~9. Steps ~~4~~1 through ~~8~~8 are repeated until all Test Cases are tested.

~~44.~~10. If at any time in the above steps, when the requested Transmitter Preset is not Reserved (e.g., 0x0 to 0xA) and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of these Test Cases must not lose contact in order for the DUT to pass the test.

~~25.~~12.11. If at any time in the above steps, when the requested Transmitter Preset is Reserved (e.g., 0xB to 0xF) and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT and the Test Case is skipped if the previous Test Case also lost contact with the DUT.

~~13.~~12. If all the conditions above are met, then the DUT passes the test.

~~30.~~14.13. If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step ~~40.~~10, or warnings), log it as DUT's failure.

### 3.7.2.23.7.3.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform steps given in Section [A.2.2A.2.2.2](#) to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. The PTC shall transmit EQ TS1 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfgr.
3. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. The PTC shall transmit EQ TS2 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. All data rates are advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 and all data rates advertised, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS, the count is reset and the 32 TS2s are retransmitted. If the received TS2s do not advertise 8.0 GT/s, then the test case is aborted, and the test result is reported as skipped.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rates within 0.5 ms. The next state is Recovery.RcvrLock at the new data rate.
5. The PTC enters Phase 1 ~~at 8.0 GT/s~~ of the Recovery.Equalization state whereas the DUT enters Phase 0 ~~at 8.0 GT/s~~. The PTC transmits TS1s with EC = 01b, with Transmitter Preset = 0x0, and its current FS, LF, and Post-cursor Coefficient values. The PTC should first see the DUT sending TS1s with EC = 00b reflecting the Transmitter Preset value it requested in the EQ TS2s. The PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in ~~two~~ 2 consecutive TS1s with EC = 01b (for use in step ~~7.7~~). If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 ~~at 8.0 GT/s~~. If the PTC does not receive 2 consecutive TS1s with EC = 01b within 24 ms, the DUT fails.
6. In Phase 2 ~~at 8.0 GT/s~~, the PTC transmits TS1s with EC = 10b, reflecting its current coefficient values. If the PTC receives 2 consecutive TS1s with EC = 10b and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) however the DUT will not fail the test and testing will continue. Otherwise, when the PTC receives 2 consecutive TS2s with EC = 11b, the PTC transitions to Phase 3 ~~at 8.0 GT/s~~. If the PTC does not receive 2 consecutive TS1s with EC = 11b within 32 ms, the DUT fails.
7. In Phase 3 ~~at 8.0 GT/s~~, the PTC transmits TS1s with EC = 11b, with the Use Preset bit (symbol 6, bit 7) ~~and~~ Transmitter Preset values (symbol 6, bits 6:3) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected values for the Test Case (starting at Test

Case 1). When the Expected Pre-Cursor, Cursor and Post-Cursor values are “any valid”, the received TS1 matches if all of the following are true (using FS and LF values captured in Step 55):

- a.  $\text{Pre-Cursor} \leq \text{Floor}(\text{FS}/4)$
- b.  $\text{Pre-Cursor} + \text{Cursor} + \text{Post-Cursor} = \text{FS}$
- c.  $\text{Cursor} - \text{Pre-Cursor} - \text{Post-Cursor} \geq \text{LF}$

If this check fails ~~and the requested preset is not Reserved (e.g. 0x0 to 0xA), the DUT fails the test. If this check fails and the requested preset is Reserved (e.g. 0xB to 0xF), the DUT is issued a warning.~~ When the Expected Pre-Cursor, Cursor and Post-Cursor values are “not checked”, the value in the returned coefficient fields are ignored. The range of valid values is given by the following:

**TEST CASE 1: Transmitter Preset = 0x0, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x0
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 2: Transmitter Preset = 0x1, Use Preset = 1, Pre-Cursor =  $\text{Floor}(\text{FS}/4)+1$ , Cursor =  $\text{FS} - \text{Floor}(\text{FS}/4) - 1$ , Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x1
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 3: Transmitter Preset = 0x2, Use Preset = 1, Pre-Cursor =  $\text{Floor}(\text{FS}/4)$ , Cursor =  $\text{FS} - (2 * \text{Floor}(\text{FS}/4))$ , Post-Cursor =  $\text{Floor}(\text{FS}/4)$**

- Expected Transmitter Preset = 0x2
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 4: Transmitter Preset = 0x3, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x3
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 5: Transmitter Preset = 0x4, Use Preset = 1, Pre-Cursor =  $\text{Floor}(\text{FS}/4)+1$ , Cursor =  $\text{FS} - \text{Floor}(\text{FS}/4) - 1$ , Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x4
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**Commented [FN26]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**TEST CASE 6: Transmitter Preset = 0x5, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – Floor<sub>2</sub>(FS/4), Post-Cursor = Floor<sub>2</sub>(FS/4)**

- Expected Transmitter Preset = 0x5
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 7: Transmitter Preset = 0x6, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x6
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 8: Transmitter Preset = 0x7, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x7
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 9: Transmitter Preset = 0x8, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – Floor<sub>2</sub>(FS/4), Post-Cursor = Floor<sub>2</sub>(FS/4)**

- Expected Transmitter Preset = 0x8
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 10: Transmitter Preset = 0x9, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x9
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 11: Transmitter Preset = 0xA, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xA
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 12: Transmitter Preset = 0xB, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – Floor<sub>2</sub>(FS/4), Post-Cursor = Floor<sub>2</sub>(FS/4)**

- Expected Transmitter Preset = 0xB
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid, not checked

**TEST CASE 13: Transmitter Preset = 0xC, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xC
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid, not checked

**Commented [FN27]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**Commented [FN28]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**TEST CASE 14: Transmitter Preset = 0xD, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4)+1, Cursor = FS – Floor<sub>2</sub>(FS/4) – 1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xD
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**Commented [FN29]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**TEST CASE 15: Transmitter Preset = 0xE, Use Preset = 1, Pre-Cursor = Floor<sub>2</sub>(FS/4), Cursor = FS – Floor<sub>2</sub>(FS/4), Post-Cursor = Floor<sub>2</sub>(FS/4)**

- Expected Transmitter Preset = 0xE
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**Commented [FN30]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).

**TEST CASE 16: Transmitter Preset = 0xF, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xF
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = ~~any valid~~not checked

**Commented [FN31]:** WVR: When a preset request is rejected, the coefficient fields are undefined (per Errata to Base 3.0, Item A15).



**Note:** An earlier revision of this specification defined Test Case 17 which has since been removed, as it was not a valid preset request test case, and so that test case does not affect the pass/fail status of the DUT.

~~8. Note: An earlier draft revision of this specification defined Test Case 17. This which has since been removed, as it was not a valid preset request test case. There is no harm in running this test case. If run, and so it that test case does not affect the pass/fail status of the DUT.~~

~~9.8.~~ Steps ~~41~~ through ~~77~~ are repeated until all Test Cases are tested, and then the PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. Note: The test must complete all Test Cases within 24 ms; otherwise the DUT may time out and exit link equalization.

~~10.9.~~ If at any time in the above steps, when the requested Transmitter Preset is not Reserved (e.g., 0x0 to 0xA) and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of these Test Cases must not lose contact in order for the DUT to pass the test.

~~11.10.~~ If at any time in the above steps, when the requested Transmitter Preset is Reserved (e.g., 0xB to 0xF) and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT and the Test Case is skipped if the previous Test Case also lost contact with the DUT.

~~12.11.~~ If all the conditions above are met, then the DUT passes the test.

~~13.12.~~ If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step ~~92~~, or warnings), log it as DUT's failure.

### 3.7.4 Test 58-11 Adjusting Presets for 16.0 GT/s

#### Test Introduction

The intent of this test is to verify that the DUT handles requests to adjust its TX preset settings during link equalization at 16.0 GT/s.

#### 3.7.4.1 DUT is a Motherboard or a Downstream Switch Port

1. Perform the steps given in Section A.2.2.1 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with the non-PAD link and lane numbers set during the Configuration states. The speed change bit is set to 1 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with the identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall let the DUT start at 8.0 GT/s using its own default Tx preset settings and not send any preset requests. After receiving 8 consecutive TS2s with speed change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted after receiving the first TS2 and without interruption by an EIEOS, both the PTC and the DUT transition to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS then the counting shall be reset and the 32 TS2s have to be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed as follows. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
5. The PTC enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization set to the presets it received in the EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms of entering Phase 0 at 8.0 GT/s the PTC transitions to Phase 1 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered ~~to be failing~~ and the link falls back to 2.5 GT/s.
6. In Phase 1 at 8.0 GT/s, the PTC transmits TS1s with EC = 01b, preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 8.0 GT/s. In Phase 1 at 8.0 GT/s it notes the values of the FS and the LF being sent by the DUT. If 2 valid TS1s as described above are not received within 2 ms, the test is considered ~~to be failing~~ and the link falls back to 2.5 GT/s.
7. In Phase 2 at 8.0 GT/s, the PTC shall not request any coefficients. The PTC shall transition to Phase 3 at 8.0 GT/s.
8. In Phase 3 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 11b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns after receiving the new request in 2 consecutive TS1s and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be



- 5 repeated multiple times by the DUT. During Phase 3 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 11b. After receiving 2 consecutive TS1s with EC = 00b the PTC shall reenter Recovery.RcvrLock.
9. The PTC transmits TS1s with non-PAD link and lane numbers set during the Configuration states. The speed change bit is set to 1. All data rates are advertised. After receiving 8  
 10 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
10. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. After receiving 8 consecutive TS2s with speed change bit set to 1 including 16.0 GT/s  
 15 advertised, and after transmitting 32 TS2s with speed change bit set to 1 and all data rates being advertised, after receiving the first TS2s and without interruption by an EIEOS, the PTC  
transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and 32 TS2s shall be retransmitted.
11. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC shall change to 16.0 GT/s data rate within 0.5 ms. The next state is Recovery.RcvrLock.
- 20 12. The DUT enters Phase 1 at 16.0 GT/s of the Recovery.Equalization state whereas the PTC enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 00b, with Transmitter Preset containing the value it received in the EQ TS2s, and with Pre-cursor, Cursor, and Post-cursor coefficient values associated with that Transmitter Preset. PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in 2 consecutive TS1s with EC =  
 25 01b (for use in step 14). If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 1 at 16.0 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s  
 30 with EC = 01b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.
13. In Phase 1 at 16.0 GT/s, the PTC transmits TS1s with EC = 01b, with preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current FS, LF, and Post-cursor Coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms the  
 35 PTC transitions to Phase 2 at 16.0 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2  
consecutive TS1s with EC = 10b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.
14. In Phase 2 at 16.0 GT/s the PTC transmits TS1 with EC = 10b, with the Use Preset bit (symbol  
 40 6, bit 7) set to a Test Case value (starting at Test Case 1), and transmitter preset values (symbol 6, bits 6:3) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected  
 45 values for the Test Case (starting at Test Case 1). When the Expected Pre-Cursor, Cursor and Post-Cursor values are “any valid”, the received TS1 matches if all of the following are true (using FS and LF values captured in step 12):  
a. Pre-Cursor  $\leq$  Floor (FS/4)  
b. Pre-Cursor +Cursor +Post-Cursor = FS

c.  $\text{Cursor} - \text{Pre-Cursor} - \text{Post-Cursor} \geq \text{LF}$

If this check fails, the DUT fails the test. When the Expected Pre-Cursor, Cursor and Post-Cursor values are “not checked”, the values in the returned coefficient fields are ignored.

**TEST CASE 1: Transmitter Preset = 0x0, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x0
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 2: Transmitter Preset = 0x1, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x1
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 3: Transmitter Preset = 0x2, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0x2
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 4: Transmitter Preset = 0x3, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x3
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 5: Transmitter Preset = 0x4, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x4
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 6: Transmitter Preset = 0x5, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0x5
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 7: Transmitter Preset = 0x6, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x6
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 8: Transmitter Preset = 0x7, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x7
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 9: Transmitter Preset = 0x8, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0x8
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 10: Transmitter Preset = 0x9, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x9
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 11: Transmitter Preset = 0xA, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xA
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 12: Transmitter Preset = 0xB, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0xB
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 13: Transmitter Preset = 0xC, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xC
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 14: Transmitter Preset = 0xD, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xD
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 15: Transmitter Preset = 0xE, Use Preset = 1, Pre-Cursor = Floor (FS/4),  
Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0xE
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 16: Transmitter Preset = 0xF, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS,  
Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xF
- Expected Reject Coefficient Values = 1
- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

15. In Phase 3 at 16.0 GT/s the PTC transmit TS1s with EC = 11b, reflecting its current coefficient values, signaling the DUT to transition to Phase 3 at 16.0 GT/s. If the PTC receives 2 consecutive TS1s with EC = 11b and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will not fail the test and testing will continue. Otherwise when the PTC receives 2 consecutive TS1s with EC = 00b, the PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. If the PTC does not receive either 2 consecutive TS1s with EC = 11b or 2 consecutive TS1s with EC = 00b, within 32 ms, the DUT fails.

16. Steps 1 through 15 are repeated until all Test Cases are tested.

17. If at any time in the above steps, when the requested Transmitter Preset is not Reserved (e.g., 0x0 to 0xA) and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of these Test Cases must not lose contact in order for the DUT to pass the test.

18. If at any time in the above steps, when the requested Transmitter Preset is Reserved (e.g., 0xB to 0xF) and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT and the Test Case is skipped if the previous Test Case also lost contact with the DUT.

19. If all the conditions above are met, then the DUT passes the test.

20. If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step 17, or warnings), log it as DUT's failure.

### 3.7.4.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform steps given in Section A.2.2.2 to reach `Recovery.RcvrLock`.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed change bit is set to 1 and up to 8.0 GT/s being advertised. The PTC shall transmit EQ TS1 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to `Recovery.RcvrCfg`.
3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall transmit EQ TS2 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. After receiving 8 consecutive TS2s with speed change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to `Recovery.Speed`. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.
4. In `Recovery.Speed` the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s within 0.5 ms. The next state is `Recovery.RcvrLock` at 8.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
5. Now the new data rate is 8.0 GT/s and `Recovery.Equalization` is entered through `Recovery.RcvrLock` and link equalization is performed.
6. The PTC enters Phase 1 at 8.0 GT/s of the `Recovery.Equalization` state whereas DUT enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization set presets it feels appropriate to the trace length, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered ~~to be~~ failing and the link falls back to 2.5 GT/s.
7. In Phase 2 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 10b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 2 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 10b. After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 8.0 GT/s.
8. In Phase 3 at 8.0 GT/s, the PTC transmits TS1s with EC = 11b, preset set to the one requested in the EQ TS2s it received from the DUT and reflect its current coefficient values. In Phase 3 at 8.0 GT/s the PTC shall not request any coefficients. The PTC shall transition to `Recovery.RcvrLock`.
9. The PTC transmits TS1s at 8.0 GT/s data rate with EC = 00b. The speed change bit is set to 1. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with

identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.

10. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. The PTC shall transmit 8GT EQ TS2 (symbol 7, bit 7 set to 1, bits 2:0 set to 0) with transmitter preset values (symbol 7, bits 6:3) of 0x0. All data rates are advertised. After receiving 8 consecutive TS2s with speed change bit set to 1 including 16.0 GT/s advertised, and after transmitting 32 TS2s with speed change bit set to 1 and all data rates advertised, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS, the count is reset and the 32 TS2s are retransmitted. If the received TS2s do not advertise 16.0 GT/s, then the test case is aborted, and the test result is reported as skipped.

11. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rates within 0.5 ms. The next state is Recovery.RcvrLock at the new data rate.

12. The PTC enters Phase 1 at 16.0 GT/s of the Recovery.Equalization state whereas the DUT enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 01b, with Transmitter Preset = 0x0, and its current FS, LF, and Post-cursor Coefficient values. The PTC should first see the DUT sending TS1s with EC = 00b reflecting the Transmitter Preset value it requested in the EQ TS2s. The PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in 2 consecutive TS1s with EC = 01b (for use in step 14). If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 01b within 24 ms, the DUT fails.

13. In Phase 2 at 16.0 GT/s, the PTC transmits TS1s with EC = 10b, reflecting its current coefficient values. If the PTC receives 2 consecutive TS1s with EC = 10b and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) however the DUT will not fail the test and testing will continue. Otherwise, when the PTC receives 2 consecutive TS2s with EC = 11b, the PTC transitions to Phase 3 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 11b within 32 ms, the DUT fails.

14. In Phase 3 at 16.0 GT/s, the PTC transmits TS1s with EC = 11b, with the Use Preset bit (symbol 6, bit 7) and Transmitter Preset values (symbol 6, bits 6:3) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected values for the Test Case (starting at Test Case 1). When the Expected Pre-Cursor, Cursor and Post-Cursor values are "any valid", the received TS1 matches if all of the following are true (using FS and LF values captured in step 12):

- a.  $\text{Pre-Cursor} \leq \text{Floor}(\text{FS}/4)$
- b.  $\text{Pre-Cursor} + \text{Cursor} + \text{Post-Cursor} = \text{FS}$
- c.  $\text{Cursor} - \text{Pre-Cursor} - \text{Post-Cursor} \geq \text{LF}$

If this check fails, the DUT fails the test. When the Expected Pre-Cursor, Cursor and Post-Cursor values are “not checked”, the values in the returned coefficient fields are ignored. The range of valid values is given by the following:

**TEST CASE 1: Transmitter Preset = 0x0, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x0
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 2: Transmitter Preset = 0x1, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x1
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 3: Transmitter Preset = 0x2, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0x2
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 4: Transmitter Preset = 0x3, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x3
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 5: Transmitter Preset = 0x4, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x4
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 6: Transmitter Preset = 0x5, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0x5
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 7: Transmitter Preset = 0x6, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x6
- Expected Reject Coefficient Values = 0
- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 8: Transmitter Preset = 0x7, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0x7
- Expected Reject Coefficient Values = 0

- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 9: Transmitter Preset = 0x8, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS-(2\*Floor (FS/4)), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0x8
- Expected Reject Coefficient Values = 0

- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 10: Transmitter Preset = 0x9, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0x9
- Expected Reject Coefficient Values = 0

- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 11: Transmitter Preset = 0xA, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xA
- Expected Reject Coefficient Values = 0

- Expected Pre-Cursor, Cursor, and Post-Cursor = any valid

**TEST CASE 12: Transmitter Preset = 0xB, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS - Floor (FS/4), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0xB
- Expected Reject Coefficient Values = 1

- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 13: Transmitter Preset = 0xC, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xC
- Expected Reject Coefficient Values = 1

- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 14: Transmitter Preset = 0xD, Use Preset = 1, Pre-Cursor = Floor (FS/4)+1, Cursor = FS-Floor (FS/4)-1, Post-Cursor = 0x0**

- Expected Transmitter Preset = 0xD
- Expected Reject Coefficient Values = 1

- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 15: Transmitter Preset = 0xE, Use Preset = 1, Pre-Cursor = Floor (FS/4), Cursor = FS - Floor (FS/4), Post-Cursor = Floor (FS/4)**

- Expected Transmitter Preset = 0xE
- Expected Reject Coefficient Values = 1

- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked

**TEST CASE 16: Transmitter Preset = 0xF, Use Preset = 1, Pre-Cursor = 0x01, Cursor = FS, Post-Cursor = 0x01**

- Expected Transmitter Preset = 0xF
- Expected Reject Coefficient Values = 1

- Expected Pre-Cursor, Cursor, and Post-Cursor = not checked



15. Steps 1 through 14 are repeated until all Test Cases are tested, and then the PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. Note: The test must complete all Test Cases within 24 ms; otherwise the DUT may time out and exit link equalization.
16. If at any time in the above steps, when the requested Transmitter Preset is not Reserved (e.g., 0x0 to 0xA) and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of these Test Cases must not lose contact in order for the DUT to pass the test.
17. If at any time in the above steps, when the requested Transmitter Preset is Reserved (e.g., 0xB to 0xF) and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT and the Test Case is skipped if the previous Test Case also lost contact with the DUT.
18. If all the conditions above are met, then the DUT passes the test.
19. If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step 16, or warnings), log it as DUT's failure.

### **3.7.33.7.5** **Test 59-10 ~~for~~ Adjusting Coefficients for 8.0 GT/s**

#### **Test Introduction**

The intent of this test is to verify that the DUT handles requests to adjust its coefficient settings during link equalization at 8.0 GT/s.

#### **3.7.3.13.7.5.1 DUT is a Motherboard or a Downstream Switch Port**

1. Perform the steps given in Section A.2.2A.2.2.1 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 and all data rates advertised, after receiving the first TS2s and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and 32 TS2s shall be retransmitted. If the received TS2s do not advertise 8.0 GT/s, then the test case is aborted, and the test result is reported as skipped.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC shall change to 8.0 GT/s data rate within 0.5 ms. The next state is Recovery.RcvrLock.
5. The DUT enters Phase 1 at 8.0 GT/s of the Recovery.Equalization state whereas the PTC enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization sets the presets it received in the EQ TS2s, and reflects its current coefficient values. The PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in ~~two~~ two

consecutive TS1s with EC = 01b (for use in step 77). If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 1 at 8.0 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 01b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.

6. In Phase 1 at 8.0 GT/s, the PTC transmits TS1s with EC = 01b, with preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current FS, LF, and post-coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms the PTC transitions to Phase 2 at 8.0 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 10b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.

7. In Phase 2 at 8.0 GT/s the PTC transmits TS1 with EC = 10b, with the Use Preset bit (symbol 6, bit 7) set to a Test Case value (starting at Test Case 1), and transmitter pre-cursor/cursor/post-cursor coefficient values (symbol 7, bits 5:0/symbol 8, bits 5:0/symbol 9, bits 5:0) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected Reject Coefficient, Pre-cursor, Cursor, and Post-cursor coefficient values (symbol 9 bit 6, symbol 7 bits 5:0, symbol 8 bits 5:0, and symbol 9 bits 5:0 respectively) for the Test Case (starting at Test Case 1). If this check fails and the Test Case's Expected Reject Coefficient Values is 0, the DUT fails the test. If this check fails and the Test Case's Expected Reject Coefficient Values is 1, the DUT is issued a warning. The range of valid values is given by the following (where [FS] and [LF] are the values captured in step 55):

**TEST CASE 1: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x00, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 2: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x0B, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x0B
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 3: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0B, Cursor Coefficient ( $C_0$ ) = 0x00, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 4: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = 0x00, Post-cursor Coefficient ( $C_{+1}$ ) = 0x0B, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x0B
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 5: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = 0x09, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = 0x09
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 6: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS], Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 7 (only if [FS] < 63): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS]+1, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]+1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 8: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS]-1, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 9: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS], Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 10: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS], Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 11: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS]-1, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 12: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS]-2, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-2
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 0 if  $([FS]-4) \geq [LF]$ ; 1 if  $([FS]-4) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 13: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS]-3, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-3
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 14: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x02, Cursor Coefficient ( $C_0$ ) = [FS]-4, Post-cursor Coefficient ( $C_{+1}$ ) = 0x02, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x02
- Expected Cursor Coefficient = [FS]-4
- Expected Post-cursor Coefficient = 0x02
- Expected Reject Coefficient Values = 0 if  $([FS]-8) \geq [LF]$ ; 1 if  $([FS]-8) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 15: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x03, Cursor Coefficient ( $C_0$ ) = [FS]-6, Post-cursor Coefficient ( $C_{+1}$ ) = 0x03, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient = [FS]-6
- Expected Post-cursor Coefficient = 0x03
- Expected Reject Coefficient Values = 0 if  $([FS]-12) \geq [LF]$ ; 1 if  $([FS]-12) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 16: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x04, Cursor Coefficient ( $C_0$ ) = [FS]-8, Post-cursor Coefficient ( $C_{+1}$ ) = 0x04, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient = [FS]-8
- Expected Post-cursor Coefficient = 0x04
- Expected Reject Coefficient Values = 0 if ([FS]-16)  $\geq$  [LF]; 1 if ([FS]-16) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 17: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x05, Cursor Coefficient ( $C_0$ ) = [FS]-10, Post-cursor Coefficient ( $C_{+1}$ ) = 0x05, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient = [FS]-10
- Expected Post-cursor Coefficient = 0x05
- Expected Reject Coefficient Values = 0 if ([FS]-20)  $\geq$  [LF]; 1 if ([FS]-20) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 18: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x06, Cursor Coefficient ( $C_0$ ) = [FS]-12, Post-cursor Coefficient ( $C_{+1}$ ) = 0x06, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient = [FS]-12
- Expected Post-cursor Coefficient = 0x06
- Expected Reject Coefficient Values = 0 if ([FS]-24)  $\geq$  [LF]; 1 if ([FS]-24) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 19 (only if [FS]-14  $\geq$  0): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x07, Cursor Coefficient ( $C_0$ ) = [FS]-14, Post-cursor Coefficient ( $C_{+1}$ ) = 0x07, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient = [FS]-14
- Expected Post-cursor Coefficient = 0x07
- Expected Reject Coefficient Values = 0 if ([FS]-28)  $\geq$  [LF]; 1 if ([FS]-28) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 20 (only if [FS]-16  $\geq$  0): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x08, Cursor Coefficient ( $C_0$ ) = [FS]-16, Post-cursor Coefficient ( $C_{+1}$ ) = 0x08, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient = [FS]-16
- Expected Post-cursor Coefficient = 0x08
- Expected Reject Coefficient Values = 0 if ([FS]-32)  $\geq$  [LF]; 1 if ([FS]-32) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 21h (only if [FS]-18 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x09, Cursor Coefficient (C<sub>0</sub>) = [FS]-18, Post-cursor Coefficient (C<sub>+1</sub>) = 0x09, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient = [FS]-18
- Expected Post-cursor Coefficient = 0x09
- Expected Reject Coefficient Values = 0 if ([FS]-36) >= [LF]; 1 if ([FS]-36) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 22 (only if [FS]-20 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0A, Cursor Coefficient (C<sub>0</sub>) = [FS]-20, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0A, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient = [FS]-20
- Expected Post-cursor Coefficient = 0x0A
- Expected Reject Coefficient Values = 0 if ([FS]-40) >= [LF]; 1 if ([FS]-40) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 23 (only if [FS]-22 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0B, Cursor Coefficient (C<sub>0</sub>) = [FS]-22, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0B, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = [FS]-22
- Expected Post-cursor Coefficient = 0x0B
- Expected Reject Coefficient Values = 0 if ([FS]-44) >= [LF]; 1 if ([FS]-44) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 24 (only if [FS]-24 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0C, Cursor Coefficient (C<sub>0</sub>) = [FS]-24, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0C, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient = [FS]-24
- Expected Post-cursor Coefficient = 0x0C
- Expected Reject Coefficient Values = 0 if ([FS]-48) >= [LF]; 1 if ([FS]-48) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 25 (only if [FS]-26 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0D, Cursor Coefficient (C<sub>0</sub>) = [FS]-26, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0D, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient = [FS]-26
- Expected Post-cursor Coefficient = 0x0D
- Expected Reject Coefficient Values = 0 if ([FS]-52) >= [LF]; 1 if ([FS]-52) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 26 (only if [FS]-28 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0E, Cursor Coefficient (C<sub>0</sub>) = [FS]-28, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0E, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient = [FS]-28
- Expected Post-cursor Coefficient = 0x0E
- Expected Reject Coefficient Values = 0 if ([FS]-56) >= [LF]; 1 if ([FS]-56) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 27 (only if [FS]-30 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0F, Cursor Coefficient (C<sub>0</sub>) = [FS]-30, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0F, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0F
- Expected Cursor Coefficient = [FS]-30
- Expected Post-cursor Coefficient = 0x0F
- Expected Reject Coefficient Values = 0 if ([FS]-60) >= [LF]; 1 if ([FS]-60) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 28 (only if [FS] > [LF]): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [LF], Post-cursor Coefficient (C<sub>+1</sub>) = [FS] - [LF], Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [LF]
- Expected Post-cursor Coefficient = [FS]-[LF]
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 29 (only if [FS] > [LF]): Pre-cursor Coefficient (C<sub>-1</sub>) = [FS] - [LF], Cursor Coefficient (C<sub>0</sub>) = [LF], Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = [FS]-[LF]
- Expected Cursor Coefficient = [LF]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 30 (only if [FS] > [LF]): Pre-cursor Coefficient (C<sub>-1</sub>) = Floor<sub>2</sub>(([FS] - [LF])/2), Cursor Coefficient (C<sub>0</sub>) = [LF], Post-cursor Coefficient (C<sub>+1</sub>) = Ceiling<sub>2</sub>(([FS] - [LF])/2), Use Preset = 0**

- Expected Pre-cursor Coefficient = Floor<sub>2</sub>(([FS]-[LF])/2)
- Expected Cursor Coefficient = [LF]
- Expected Post-cursor Coefficient = Ceiling<sub>2</sub>(([FS]-[LF])/2)
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 31: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $[LF]-1$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $[FS]-[LF]+1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $[LF]-1$
- Expected Post-cursor Coefficient =  $[FS]-[LF]+1$
- Expected Reject Coefficient Values = 1 (the post-cursor coefficient is greater than the cursor coefficient minus  $[LF]$ )

**TEST CASE 32: Pre-cursor Coefficient ( $C_{-1}$ ) =  $[FS]-[LF]+1$ , Cursor Coefficient ( $C_0$ ) =  $[LF]-1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $[FS]-[LF]+1$
- Expected Cursor Coefficient =  $[LF]-1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than the cursor coefficient minus  $[LF]$ )

**TEST CASE 33 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}_-((([FS]-[LF])/2)+1)$ , Cursor Coefficient ( $C_0$ ) =  $[LF]+1$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\text{Ceiling}_-((([FS]-[LF])/2)+1)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}_-((([FS]-[LF])/2)+1)$
- Expected Cursor Coefficient =  $[LF]+1$
- Expected Post-cursor Coefficient =  $\text{Ceiling}_-((([FS]-[LF])/2)+1)$
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than  $[FS]$ )

**TEST CASE 34: Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}_-([FS]/4)$ , Cursor Coefficient ( $C_0$ ) =  $[FS] - \text{Floor}_-([FS]/4)$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}_-([FS]/4)$
- Expected Cursor Coefficient =  $[FS]-\text{Floor}_-([FS]/4)$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 35: Pre-cursor Coefficient ( $C_{-1}$ ) =  $(\text{Floor}_-([FS]/4))+1$ , Cursor Coefficient ( $C_0$ ) =  $[FS] - ((\text{Floor}_-([FS]/4))+1)$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $(\text{Floor}_-([FS]/4))+1$
- Expected Cursor Coefficient =  $[FS]-((\text{Floor}_-([FS]/4))+1)$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than  $[FS]/4$ )

**TEST CASE 36: Pre-cursor Coefficient ( $C_{-1}$ ) =  $(\text{Floor}_-([FS]/4))-1$ , Cursor Coefficient ( $C_0$ ) =  $[FS] - (\text{Floor}_-([FS]/4))-1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $(\text{Floor}_-([FS]/4))-1$
- Expected Cursor Coefficient =  $[FS]-(\text{Floor}_-([FS]/4))-1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0



**TEST CASE 37: Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}_\text{r}([FS]/4)-1$ , Cursor Coefficient ( $C_0$ ) =  $[FS] - \text{Floor}_\text{r}([FS]/4)$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $0x01$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}_\text{r}([FS]/4)-1$
- Expected Cursor Coefficient =  $[FS] - \text{Floor}_\text{r}([FS]/4)$
- Expected Post-cursor Coefficient =  $0x01$
- Expected Reject Coefficient Values = 0 if  $[FS] - (2 * \text{Floor}_\text{r}([FS]/4)) \geq [LF]$ ; 1 if  $[FS] - (2 * \text{Floor}_\text{r}([FS]/4)) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 38: Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x00$ , Cursor Coefficient ( $C_0$ ) =  $[FS] - (\text{Floor}_\text{r}([FS]/4)+1)$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_\text{r}([FS]/4)+1)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x00$
- Expected Cursor Coefficient =  $[FS] - (\text{Floor}_\text{r}([FS]/4)+1)$
- Expected Post-cursor Coefficient =  $(\text{Floor}_\text{r}([FS]/4)+1)$
- Expected Reject Coefficient Values = 0 if  $[FS] - (2 * \text{Floor}_\text{r}([FS]/4)) \geq [LF]$ ; 1 if  $[FS] - (2 * \text{Floor}_\text{r}([FS]/4)) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 39 (only if  $[FS] - [LF] > 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x00$ , Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_\text{r}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\text{Floor}_\text{r}((([FS] - [LF])/2))$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x00$
- Expected Cursor Coefficient =  $\text{Ceiling}_\text{r}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient =  $\text{Floor}_\text{r}((([FS] - [LF])/2))$
- Expected Reject Coefficient Values = 0

**TEST CASE 40 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}_\text{r}((([FS] - [LF])/2) - 1) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x01$ , Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_\text{r}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_\text{r}((([FS] - [LF])/2)) - 1)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x01$
- Expected Cursor Coefficient =  $\text{Ceiling}_\text{r}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}_\text{r}((([FS] - [LF])/2)) - 1)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}_\text{r}([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}_\text{r}([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}_\text{r}([FS]/4)$ )

**TEST CASE 41 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}_\text{r}((([FS] - [LF])/2) - 2) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x02$ , Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_\text{r}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_\text{r}((([FS] - [LF])/2)) - 2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x02$
- Expected Cursor Coefficient =  $\text{Ceiling}_\text{r}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}_\text{r}((([FS] - [LF])/2)) - 2)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}_\text{r}([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}_\text{r}([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}_\text{r}([FS]/4)$ )

**TEST CASE 42 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-3) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x03, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-3$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-3$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 43 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-4) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x04, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-4$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-4$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 44 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-5) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x05, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-5$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-5$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 45 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-6) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x06, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-6$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-6$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 46 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-7) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x07, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-7$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-7$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 47 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}_-((([FS]-[LF])/2)-8) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x08, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_-((([FS]-[LF])/2))-8$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}_-((([FS]-[LF])/2))-8$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}_-([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}_-([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}_-([FS]/4)$ )

**TEST CASE 48 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}_-((([FS]-[LF])/2)-9) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x09, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_-((([FS]-[LF])/2))-9$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}_-((([FS]-[LF])/2))-9$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}_-([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}_-([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}_-([FS]/4)$ )

**TEST CASE 49 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}_-((([FS]-[LF])/2)-10) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0A, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_-((([FS]-[LF])/2))-10$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}_-((([FS]-[LF])/2))-10$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}_-([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}_-([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}_-([FS]/4)$ )

**TEST CASE 50 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}_-((([FS]-[LF])/2)-11) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0B, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_-((([FS]-[LF])/2))-11$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}_-((([FS]-[LF])/2))-11$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}_-([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}_-([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}_-([FS]/4)$ )

**TEST CASE 51 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}_-((([FS]-[LF])/2)-12) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0C, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}_-((([FS]-[LF])/2))-12$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient =  $\text{Ceiling}_-((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}_-((([FS]-[LF])/2))-12$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}_-([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}_-([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}_-([FS]/4)$ )

**TEST CASE 52 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-13) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0D, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-13$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-13$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 53 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-14) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0E, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-14$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-14$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 54 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-15) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0F, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,**  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-15$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0F
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-15$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 55: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x3F, Cursor Coefficient ( $C_0$ ) = 0x3F,**  
**Post-cursor Coefficient ( $C_{+1}$ ) = 0x3F, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x3F
- Expected Cursor Coefficient = 0x3F
- Expected Post-cursor Coefficient = 0x3F
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than 63)



**Note:** . An earlier revision of this specification defined Test Case 56 which has since been removed and the unpublished Test Cases 56A and 56B which have been retracted. There is no harm in running these test cases. If run, they do not affect the pass/fail status of the DUT.

~~Note: An earlier revision of this specification defined Test Case 56 which has since been removed and the unpublished Test Cases 56A and 56B which have been retracted. There is no harm in running these test cases. If run, they do not affect the pass/fail status of the DUT.~~

The Expected Reject Coefficient Values for all Test Cases are derived based on the all the following rules combined:

- FS is within the range  $\{0x18, \dots, 0x3F\}$  (for full swing mode) or is within the range  $\{0x0C, \dots, 0x3F\}$  (for reduced swing mode)
- $C_0 = FS - C_{-1} - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
- $C_{-1} = FS - C_0 - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$

- d.  $C_{+1} = FS - C_0 - C_{-1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
  - e.  $C_0 \geq LF + C_{-1} + C_{+1}$
  - f.  $C_{-1} \leq C_0 - C_{+1} - LF$
  - g.  $C_{+1} \leq C_0 - C_{-1} - LF$
  - h.  $C_{-1} \leq \text{Floor}(FS/4)$  (where Floor indicates rounding down to the nearest integer value and Ceiling indicates rounding up to the nearest integer value)
8. Step ~~7~~ is repeated until all Test Cases are tested, and then the PTC transitions to Phase 3 at 8.0 GT/s. Note: The test must complete all Test Cases within 24 ms; otherwise the DUT may time out and exit link equalization.
  9. In Phase 3 at 8.0 GT/s the PTC transmit TS1s with  $EC = 11b$ , reflecting its current coefficient values, signaling the DUT to transition to Phase 3 at 8.0 GT/s. If the PTC receives 2 consecutive TS1s with  $EC = 11b$  and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of  $0xB$  to  $0xF$  the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will not fail the test and testing will continue. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. Otherwise when the PTC receives 2 consecutive TS1s with  $EC = 00b$ , the PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. If the PTC does not receive either 2 consecutive TS1s with  $EC = 11b$  or 2 consecutive TS1s with  $EC = 00b$ , within 32 ms, the DUT fails.
  10. If at any time in the above steps, for a Test Case where the Expected Rejected Coefficient Value is 0 and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of these Test Cases must not lose contact ~~in order~~ for the DUT to pass the test.
  11. If at any time in the above steps, for a Test Case where the Expected Reject Coefficient Values is 1 and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT, and the Test Case is skipped if the previous Test Case also lost contact with the DUT.
  12. If all the conditions above are met, then the DUT passes the test.
  13. If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step ~~40~~10, or warnings), log it as DUT's failure.

### 3.7.3.23.7.5.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform steps given in Section [A.2.2A.2.2.2](#) to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. The PTC shall transmit EQ TS1 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. The PTC shall transmit EQ TS2 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. All data rates are advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 and all data rates advertised, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and the 32 TS2s shall be retransmitted. If the received TS2s do not advertise 8.0 GT/s, then the test case is aborted, and the test result is reported as skipped.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC shall change to 8.0 GT/s data rate within 0.5 ms. The next state is Recovery.RcvrLock.
5. The PTC enters Phase 1 ~~at 8.0 GT/s~~ of the Recovery.Equalization state whereas the DUT enters Phase 0 ~~at 8.0 GT/s~~. The PTC transmits TS1s with EC = 01b, Tx equalization sets the presets of 0x0, and reflects its current FS, LF, and post-coefficient values. The PTC should first see the DUT sending TS1s with EC = 00b reflecting the preset value it has requested in the EQ TS2s. Then the PTC should then see the DUT sending TS1s with EC = 01b. The PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in ~~two~~ 2 consecutive TS1s with EC = 01b ~~(for use in step 7 to be used later in Phase 3)~~. If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 2 ~~at 8.0 GT/s~~. If the PTC does not receive 2 consecutive TS1s with EC = 01b within 24 ms, the DUT fails.
6. In Phase 2 ~~at 8.0 GT/s~~, the PTC transmits TS1s with EC = 10b, reflecting its current coefficient values. If the PTC receives 2 consecutive TS1s with EC = 10b and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will not fail the test and testing will continue. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. Otherwise, when the PTC receives 2 consecutive TS2s with EC = 11b, the PTC transitions to Phase 3 ~~at 8.0 GT/s~~. If the PTC does not receive 2 consecutive TS1s with EC = 11b within 32 ms, the DUT fails.
7. In Phase 3 ~~at 8.0 GT/s~~, the PTC transmits TS1s with EC = 11b, with the Use Preset bit (symbol 6, bit 7) set to a Test Case value (starting at Test Case 1), and transmitter pre-cursor/cursor/post-cursor coefficient values (symbol 7, bits 5:0/symbol 8, bits 5:0/symbol 9, bits 5:0) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients.

The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected Reject Coefficient Values, Pre-cursor, Cursor, and Post-cursor coefficient values (symbol 9 bit 6, symbol 7 bits 5:0, symbol 8 bits 5:0, and symbol 9 bits 5:0 respectively) for the Test Case (starting at Test Case 1). If this check fails and the Test Case's Expected Reject Coefficient Values is 0, the DUT fails the test. If this check fails and the Test Case's Expected Reject Coefficient Values is 1, the DUT is issued a warning. The range of valid values is given by the following (where [FS] and [LF] are the values captured in step 5.5):

**TEST CASE 1: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = 0x00, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 2: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = 0x0B, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x0B
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 3: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0B, Cursor Coefficient ( $C_0$ ) = 0x00, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 4: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = 0x00, Post-cursor Coefficient ( $C_{+1}$ ) = 0x0B, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x0B
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 5: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = 0x09, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = 0x09
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 6: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS], Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00

- Expected Reject Coefficient Values = 0

**TEST CASE 7 (only if [FS] < 63): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [FS]+1, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]+1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 8: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [FS]-1, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 9: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS], Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 10: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [FS], Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 11: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS]-1, Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])



**TEST CASE 12: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS]-2, Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-2
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 0 if ([FS]-4) >= [LF]; 1 if ([FS]-4) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 13: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS]-3, Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-3
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 14: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x02, Cursor Coefficient (C<sub>0</sub>) = [FS]-4, Post-cursor Coefficient (C<sub>+1</sub>) = 0x02, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x02
- Expected Cursor Coefficient = [FS]-4
- Expected Post-cursor Coefficient = 0x02
- Expected Reject Coefficient Values = 0 if ([FS]-8) >= [LF]; 1 if ([FS]-8) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 15: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x03, Cursor Coefficient (C<sub>0</sub>) = [FS]-6, Post-cursor Coefficient (C<sub>+1</sub>) = 0x03, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient = [FS]-6
- Expected Post-cursor Coefficient = 0x03
- Expected Reject Coefficient Values = 0 if ([FS]-12) >= [LF]; 1 if ([FS]-12) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 16: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x04, Cursor Coefficient (C<sub>0</sub>) = [FS]-8, Post-cursor Coefficient (C<sub>+1</sub>) = 0x04, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient = [FS]-8
- Expected Post-cursor Coefficient = 0x04
- Expected Reject Coefficient Values = 0 if ([FS]-16) >= [LF]; 1 if ([FS]-16) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 17: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x05, Cursor Coefficient (C<sub>0</sub>) = [FS]-10, Post-cursor Coefficient (C<sub>+1</sub>) = 0x05, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient = [FS]-10
- Expected Post-cursor Coefficient = 0x05
- Expected Reject Coefficient Values = 0 if ([FS]-20) >= [LF]; 1 if ([FS]-20) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 18: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x06, Cursor Coefficient (C<sub>0</sub>) = [FS]-12, Post-cursor Coefficient (C<sub>+1</sub>) = 0x06, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient = [FS]-12
- Expected Post-cursor Coefficient = 0x06
- Expected Reject Coefficient Values = 0 if ([FS]-24) >= [LF]; 1 if ([FS]-24) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 19 (only if [FS]-14 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x07, Cursor Coefficient (C<sub>0</sub>) = [FS]-14, Post-cursor Coefficient (C<sub>+1</sub>) = 0x07, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient = [FS]-14
- Expected Post-cursor Coefficient = 0x07
- Expected Reject Coefficient Values = 0 if ([FS]-28) >= [LF]; 1 if ([FS]-28) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 20 (only if [FS]-16 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x08, Cursor Coefficient (C<sub>0</sub>) = [FS]-16, Post-cursor Coefficient (C<sub>+1</sub>) = 0x08, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient = [FS]-16
- Expected Post-cursor Coefficient = 0x08
- Expected Reject Coefficient Values = 0 if ([FS]-32) >= [LF]; 1 if ([FS]-32) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 21 (only if [FS]-18 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x09, Cursor Coefficient (C<sub>0</sub>) = [FS]-18, Post-cursor Coefficient (C<sub>+1</sub>) = 0x09, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient = [FS]-18
- Expected Post-cursor Coefficient = 0x09
- Expected Reject Coefficient Values = 0 if ([FS]-36) >= [LF]; 1 if ([FS]-36) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 22 (only if [FS]-20 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0A, Cursor Coefficient (C<sub>0</sub>) = [FS]-20, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0A, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient = [FS]-20
- Expected Post-cursor Coefficient = 0x0A
- Expected Reject Coefficient Values = 0 if ([FS]-40) >= [LF]; 1 if ([FS]-40) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 23 (only if [FS]-22 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0B, Cursor Coefficient (C<sub>0</sub>) = [FS]-22, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0B, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = [FS]-22
- Expected Post-cursor Coefficient = 0x0B
- Expected Reject Coefficient Values = 0 if ([FS]-44) >= [LF]; 1 if ([FS]-44) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 24 (only if [FS]-24 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0C, Cursor Coefficient (C<sub>0</sub>) = [FS]-24, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0C, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient = [FS]-24
- Expected Post-cursor Coefficient = 0x0C
- Expected Reject Coefficient Values = 0 if ([FS]-48) >= [LF]; 1 if ([FS]-48) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 25 (only if [FS]-26 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0D, Cursor Coefficient (C<sub>0</sub>) = [FS]-26, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0D, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient = [FS]-26
- Expected Post-cursor Coefficient = 0x0D
- Expected Reject Coefficient Values = 0 if ([FS]-52) >= [LF]; 1 if ([FS]-52) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 26 (only if [FS]-28 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0E, Cursor Coefficient (C<sub>0</sub>) = [FS]-28, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0E, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient = [FS]-28
- Expected Post-cursor Coefficient = 0x0E
- Expected Reject Coefficient Values = 0 if ([FS]-56) >= [LF]; 1 if ([FS]-56) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 27 (only if  $[FS]-30 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0F, Cursor Coefficient ( $C_0$ ) =  $[FS]-30$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x0F, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0F
- Expected Cursor Coefficient =  $[FS]-30$
- Expected Post-cursor Coefficient = 0x0F
- Expected Reject Coefficient Values = 0 if  $([FS]-60) \geq [LF]$ ; 1 if  $([FS]-60) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 28 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $[FS] - [LF]$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient =  $[FS]-[LF]$
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 29 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $[FS] - [LF]$ , Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $[FS]-[LF]$
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 30 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}_2((([FS] - [LF])/2)$ , Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\text{Ceiling}_2((([FS] - [LF])/2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}_2((([FS]-[LF])/2)$
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient =  $\text{Ceiling}_2((([FS]-[LF])/2)$
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 31: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $[LF]-1$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $[FS]-[LF]+1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $[LF]-1$
- Expected Post-cursor Coefficient =  $[FS]-[LF]+1$
- Expected Reject Coefficient Values = 1 (the post-cursor coefficient is greater than the cursor coefficient minus  $[LF]$ )

**TEST CASE 32: Pre-cursor Coefficient ( $C_{-1}$ ) =  $[FS]-[LF]+1$ , Cursor Coefficient ( $C_0$ ) =  $[LF]-1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $[FS]-[LF]+1$
- Expected Cursor Coefficient =  $[LF]-1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than the cursor coefficient minus  $[LF]$ )

**TEST CASE 33 (only if [FS] > [LF]): Pre-cursor Coefficient (C<sub>-1</sub>) = Floor<sub>-</sub>(([FS]-[LF])/2)+1, Cursor Coefficient (C<sub>0</sub>) = [LF]+1, Post-cursor Coefficient (C<sub>+1</sub>) = Ceiling<sub>-</sub>(([FS]-[LF])/2)+1, Use Preset = 0**

- Expected Pre-cursor Coefficient = Floor<sub>-</sub>(([FS]-[LF])/2)+1
- Expected Cursor Coefficient = [LF]+1
- Expected Post-cursor Coefficient = Ceiling<sub>-</sub>(([FS]-[LF])/2)+1
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 34: Pre-cursor Coefficient (C<sub>-1</sub>) = Floor<sub>-</sub>([FS]/4), Cursor Coefficient (C<sub>0</sub>) = [FS] - Floor<sub>-</sub>([FS]/4), Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = Floor<sub>-</sub>([FS]/4)
- Expected Cursor Coefficient = [FS]-Floor<sub>-</sub>([FS]/4)
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 35: Pre-cursor Coefficient (C<sub>-1</sub>) = (Floor<sub>-</sub>([FS]/4))+1, Cursor Coefficient (C<sub>0</sub>) = [FS] - (Floor<sub>-</sub>([FS]/4))+1, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = (Floor<sub>-</sub>([FS]/4))+1
- Expected Cursor Coefficient = [FS] - (Floor<sub>-</sub>([FS]/4))+1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than [FS]/4)

**TEST CASE 36: Pre-cursor Coefficient (C<sub>-1</sub>) = (Floor<sub>-</sub>([FS]/4))-1, Cursor Coefficient (C<sub>0</sub>) = [FS] - (Floor<sub>-</sub>([FS]/4))-1, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = (Floor<sub>-</sub>([FS]/4))-1
- Expected Cursor Coefficient = [FS] - (Floor<sub>-</sub>([FS]/4))-1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 37: Pre-cursor Coefficient (C<sub>-1</sub>) = (Floor<sub>-</sub>([FS]/4))-1, Cursor Coefficient (C<sub>0</sub>) = [FS] - Floor<sub>-</sub>([FS]/4), Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = (Floor<sub>-</sub>([FS]/4))-1
- Expected Cursor Coefficient = [FS]-Floor<sub>-</sub>([FS]/4)
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 0 if [FS] - (2\*Floor<sub>-</sub>([FS]/4)) >= [LF]; 1 if [FS] - (2\*Floor<sub>-</sub>([FS]/4)) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 38: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [FS] - (Floor<sub>-</sub>([FS]/4))+1, Post-cursor Coefficient (C<sub>+1</sub>) = (Floor<sub>-</sub>([FS]/4))+1, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS] - (Floor<sub>-</sub>([FS]/4))+1
- Expected Post-cursor Coefficient = (Floor<sub>-</sub>([FS]/4))+1
- Expected Reject Coefficient Values = 0 if [FS] - (2\*Floor<sub>-</sub>([FS]/4)) >= [LF]; 1 if [FS] - (2\*Floor<sub>-</sub>([FS]/4)) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 39 (only if  $[FS] - [LF] > 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) = Floor $_{\lfloor}((([FS] - [LF])/2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = Floor $_{\lfloor}((([FS] - [LF])/2)$
- Expected Reject Coefficient Values = 0

**TEST CASE 40 (only if  $[FS] - [LF] > 0$  and Floor $_{\lfloor}((([FS] - [LF])/2) - 1) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) = (Floor $_{\lfloor}((([FS] - [LF])/2) - 1)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor $_{\lfloor}((([FS] - [LF])/2) - 1)$
- Expected Reject Coefficient Values = 0 if Floor $_{\lfloor}([FS]/4) \geq C-1$ ; 1 Floor $_{\lfloor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than Floor $_{\lfloor}([FS]/4)$ )

**TEST CASE 41 (only if  $[FS] - [LF] > 0$  and Floor $_{\lfloor}((([FS] - [LF])/2) - 2) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x02, Cursor Coefficient ( $C_0$ ) = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) = (Floor $_{\lfloor}((([FS] - [LF])/2) - 2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x02
- Expected Cursor Coefficient = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor $_{\lfloor}((([FS] - [LF])/2) - 2)$
- Expected Reject Coefficient Values = 0 if Floor $_{\lfloor}([FS]/4) \geq C-1$ ; 1 Floor $_{\lfloor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than Floor $_{\lfloor}([FS]/4)$ )

**TEST CASE 42 (only if  $[FS] - [LF] > 0$  and Floor $_{\lfloor}((([FS] - [LF])/2) - 3) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x03, Cursor Coefficient ( $C_0$ ) = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) = (Floor $_{\lfloor}((([FS] - [LF])/2) - 3)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor $_{\lfloor}((([FS] - [LF])/2) - 3)$
- Expected Reject Coefficient Values = 0 if Floor $_{\lfloor}([FS]/4) \geq C-1$ ; 1 Floor $_{\lfloor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than Floor $_{\lfloor}([FS]/4)$ )

**TEST CASE 43 (only if  $[FS] - [LF] > 0$  and Floor $_{\lfloor}((([FS] - [LF])/2) - 4) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x04, Cursor Coefficient ( $C_0$ ) = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) = (Floor $_{\lfloor}((([FS] - [LF])/2) - 4)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient = Ceiling $_{\lfloor}((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor $_{\lfloor}((([FS] - [LF])/2) - 4)$
- Expected Reject Coefficient Values = 0 if Floor $_{\lfloor}([FS]/4) \geq C-1$ ; 1 Floor $_{\lfloor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than Floor $_{\lfloor}([FS]/4)$ )

**TEST CASE 44 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-5) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x05, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-5$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-5)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 45 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-6) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x06, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-6$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-6)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 46 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-7) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x07, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-7$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-7)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 47 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-8) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x08, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-8$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-8)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 48 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-9) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x09, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-9$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-9)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 49 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-10) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0A, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-10$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-10$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 50 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-11) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0B, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-11$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-11$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 51 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-12) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0C, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-12$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-12$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 52 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-13) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0D, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-13$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-13$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 53 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-14) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0E, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-14$ , Use Preset = 0****

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-14$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )



**TEST CASE 54 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-15) \geq 0$ ):**  
**Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x0F$ , Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF]$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-15$ , Use Preset = 0****

- Expected Pre-cursor Coefficient =  $0x0F$
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-15)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C-1$ ; 1  $\text{Floor}([FS]/4) < C-1$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 55: Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x3F$ , Cursor Coefficient ( $C_0$ ) =  $0x3F$ ,  
**Post-cursor Coefficient ( $C_{+1}$ ) =  $0x3F$ , Use Preset = 0****

- Expected Pre-cursor Coefficient =  $0x3F$
- Expected Cursor Coefficient =  $0x3F$
- Expected Post-cursor Coefficient =  $0x3F$
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than 63)



**Note:** An earlier revision of this specification defined Test Case 56 which has since been removed and the unpublished Test Cases 56A and 56B which have been retracted. There is no harm in running these test cases. If run, they do not affect the pass/fail status of the DUT

~~Note: An earlier revision of this specification defined Test Case 56 which has since been removed and the unpublished Test Cases 56A and 56B which have been retracted. There is no harm in running these test cases. If run, they do not affect the pass/fail status of the DUT.~~

The Expected Reject Coefficient Values for all Test Cases are derived based on the all the following rules combined:

- FS is within the range  $\{0x18, \dots, 0x3F\}$  (for full swing mode) or is within the range  $\{0x0C, \dots, 0x3F\}$  (for reduced swing mode)
- $C_0 = FS - C_{-1} - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
- $C_{-1} = FS - C_0 - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
- $C_{+1} = FS - C_0 - C_{-1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
- $C_0 \geq LF + C_{-1} + C_{+1}$
- $C_{-1} \leq C_0 - C_{+1} - LF$
- $C_{+1} \leq C_0 - C_{-1} - LF$
- $C_{-1} \leq \text{Floor}(FS/4)$  (where Floor indicates rounding down to the nearest integer value and Ceiling indicates rounding up to the nearest integer value)

- Step 77 is repeated until all Test Cases are tested, and then the PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. Note: The test must complete all Test Cases within 24 ms; otherwise the DUT may time out and exit link equalization.
- If at any time in the above steps, for a Test Case where the Expected Reject Coefficient Values is 0 and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of the Test Cases must not lose contact in order for these DUT to pass the test.

10. If at any time in the above steps, for a Test Case where the Expected Reject Coefficient Values is 1 and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT, and the Test Case is skipped if the previous Test Case also lost contact with the DUT.
11. If all the conditions above are met, then the DUT passes the test.
12. If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step 92, or warnings), log it as DUT's failure.

### 3.7.6 Test 59-11 Adjusting Coefficients for 16.0 GT/s

#### Test Introduction

The intent of this test is to verify that the DUT handles requests to adjust its coefficient settings during link equalization at 16.0 GT/s.

#### 3.7.6.1 DUT is a Motherboard or a Downstream Switch Port

1. Perform the steps given in Section A.2.2.1 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1 and up to 8.0 GT/s being advertised. The PTC shall transmit EQ TS1 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall transmit EQ TS2 (symbol 6, bit 7 set to 1) with transmitter preset values (symbol 6, bits 6:3) of 0x0 and receiver preset hint values (symbol 6, bits 2:0) of 0x0. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s within 0.5 ms. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
5. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed.
6. The PTC enters Phase 1 at 8.0 GT/s of the Recovery.Equalization state whereas DUT enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization set presets it feels appropriate to the trace length, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is ~~considered to be~~ failing and the link falls back to 2.5 GT/s.

7. In Phase 2 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 10b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 2 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 10b. After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 8.0 GT/s.
8. In Phase 3 at 8.0 GT/s, the PTC transmits TS1s with EC = 11b, preset set to the one requested in the EQ TS2s it received from the DUT and reflect its current coefficient values. In Phase 3 at 8.0 GT/s the PTC shall not request any coefficients. The PTC shall transition to Recovery.RcvrLock.
9. The PTC transmits TS1s at 8.0 GT/s data rate with EC = 00b. The speed change bit is set to 1. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
10. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. After receiving 8 consecutive TS2s with speed change bit set to 1 including 16.0 GT/s advertised, and after transmitting 32 TS2s with speed change bit set to 1 and all data rates advertised, after receiving the first TS2s and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and 32 TS2s shall be retransmitted. If the received TS2s do not advertise 16.0 GT/s, then the test case is aborted, and the test result is reported as skipped.
11. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC shall change to 16.0 GT/s data rate within 0.5 ms. The next state is Recovery.RcvrLock.
12. The DUT enters Phase 1 at 16.0 GT/s of the Recovery.Equalization state whereas the PTC enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization sets the presets it received in the EQ TS2s, and reflects its current coefficient values. The PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in 2 consecutive TS1s with EC = 01b (for use in step 14). If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 1 at 16.0 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 01b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.
13. In Phase 1 at 16.0 GT/s, the PTC transmits TS1s with EC = 01b, with preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current FS, LF, and post-coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms the PTC transitions to Phase 2 at 16.0 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 10b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.

- 5 14. In Phase 2 at 16.0 GT/s the PTC transmits TS1 with EC = 10b, with the Use Preset bit (symbol 6, bit 7) set to a Test Case value (starting at Test Case 1), and transmitter pre-cursor/cursor/post-cursor coefficient values (symbol 7, bits 5:0/symbol 8, bits 5:0/symbol 9, bits 5:0) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected Reject Coefficient, Pre-cursor, Cursor, and Post-cursor coefficient values (symbol 9 bit 6, symbol 7 bits 5:0, symbol 8 bits 5:0, and symbol 9 bits 5:0 respectively) for the Test Case (starting at Test Case 1). If this check fails and the Test Case's Expected Reject Coefficient Values is 0, the DUT fails the test. If this check fails and the Test Case's Expected Reject Coefficient Values is 1, the DUT is issued a warning. The range of valid values is given by the following (where [FS] and [LF] are the values captured in step 12):
- 10 **TEST CASE 1: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x00, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**
- Expected Pre-cursor Coefficient = 0x00
  - Expected Cursor Coefficient = 0x00
  - Expected Post-cursor Coefficient = 0x00
  - Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)
- 20 **TEST CASE 2: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x0B, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**
- Expected Pre-cursor Coefficient = 0x00
  - Expected Cursor Coefficient = 0x0B
  - Expected Post-cursor Coefficient = 0x00
  - Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)
- 25 **TEST CASE 3: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0B, Cursor Coefficient (C<sub>0</sub>) = 0x00, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**
- Expected Pre-cursor Coefficient = 0x0B
  - Expected Cursor Coefficient = 0x00
  - Expected Post-cursor Coefficient = 0x00
  - Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)
- 30 **TEST CASE 4: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x00, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0B, Use Preset = 0**
- Expected Pre-cursor Coefficient = 0x00
  - Expected Cursor Coefficient = 0x00
  - Expected Post-cursor Coefficient = 0x0B
  - Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)
- 35 **TEST CASE 5: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = 0x09, Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**
- Expected Pre-cursor Coefficient = 0x01
  - Expected Cursor Coefficient = 0x09
  - Expected Post-cursor Coefficient = 0x01
  - Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)
- 40
- 45

**TEST CASE 6: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [FS],  
Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 7 (only if [FS] < 63): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00,  
Cursor Coefficient (C<sub>0</sub>) = [FS]+1, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]+1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 8: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [FS]-1,  
Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 9: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS],  
Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 10: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = [FS],  
Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 11: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS]-1,  
Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 12: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS]-2, Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-2
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 0 if ([FS]-4) >= [LF]; 1 if ([FS]-4) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 13: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x01, Cursor Coefficient (C<sub>0</sub>) = [FS]-3, Post-cursor Coefficient (C<sub>+1</sub>) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-3
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 14: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x02, Cursor Coefficient (C<sub>0</sub>) = [FS]-4, Post-cursor Coefficient (C<sub>+1</sub>) = 0x02, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x02
- Expected Cursor Coefficient = [FS]-4
- Expected Post-cursor Coefficient = 0x02
- Expected Reject Coefficient Values = 0 if ([FS]-8) >= [LF]; 1 if ([FS]-8) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 15: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x03, Cursor Coefficient (C<sub>0</sub>) = [FS]-6, Post-cursor Coefficient (C<sub>+1</sub>) = 0x03, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient = [FS]-6
- Expected Post-cursor Coefficient = 0x03
- Expected Reject Coefficient Values = 0 if ([FS]-12) >= [LF]; 1 if ([FS]-12) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 16: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x04, Cursor Coefficient (C<sub>0</sub>) = [FS]-8, Post-cursor Coefficient (C<sub>+1</sub>) = 0x04, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient = [FS]-8
- Expected Post-cursor Coefficient = 0x04
- Expected Reject Coefficient Values = 0 if ([FS]-16) >= [LF]; 1 if ([FS]-16) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 17: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x05, Cursor Coefficient (C<sub>0</sub>) = [FS]-10, Post-cursor Coefficient (C<sub>+1</sub>) = 0x05, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient = [FS]-10
- Expected Post-cursor Coefficient = 0x05
- Expected Reject Coefficient Values = 0 if ([FS]-20) >= [LF]; 1 if ([FS]-20) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 18: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x06, Cursor Coefficient (C<sub>0</sub>) = [FS]-12, Post-cursor Coefficient (C<sub>+1</sub>) = 0x06, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient = [FS]-12
- Expected Post-cursor Coefficient = 0x06
- Expected Reject Coefficient Values = 0 if ([FS]-24) >= [LF]; 1 if ([FS]-24) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 19 (only if [FS]-14 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x07, Cursor Coefficient (C<sub>0</sub>) = [FS]-14, Post-cursor Coefficient (C<sub>+1</sub>) = 0x07, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient = [FS]-14
- Expected Post-cursor Coefficient = 0x07
- Expected Reject Coefficient Values = 0 if ([FS]-28) >= [LF]; 1 if ([FS]-28) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 20 (only if [FS]-16 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x08, Cursor Coefficient (C<sub>0</sub>) = [FS]-16, Post-cursor Coefficient (C<sub>+1</sub>) = 0x08, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient = [FS]-16
- Expected Post-cursor Coefficient = 0x08
- Expected Reject Coefficient Values = 0 if ([FS]-32) >= [LF]; 1 if ([FS]-32) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 21h (only if [FS]-18 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x09, Cursor Coefficient (C<sub>0</sub>) = [FS]-18, Post-cursor Coefficient (C<sub>+1</sub>) = 0x09, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient = [FS]-18
- Expected Post-cursor Coefficient = 0x09
- Expected Reject Coefficient Values = 0 if ([FS]-36) >= [LF]; 1 if ([FS]-36) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 22 (only if [FS]-20 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0A,  
Cursor Coefficient (C<sub>0</sub>) = [FS]-20, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0A, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient = [FS]-20
- Expected Post-cursor Coefficient = 0x0A
- Expected Reject Coefficient Values = 0 if ([FS]-40) >= [LF]; 1 if ([FS]-40) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 23 (only if [FS]-22 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0B,  
Cursor Coefficient (C<sub>0</sub>) = [FS]-22, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0B, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = [FS]-22
- Expected Post-cursor Coefficient = 0x0B
- Expected Reject Coefficient Values = 0 if ([FS]-44) >= [LF]; 1 if ([FS]-44) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 24 (only if [FS]-24 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0C,  
Cursor Coefficient (C<sub>0</sub>) = [FS]-24, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0C, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient = [FS]-24
- Expected Post-cursor Coefficient = 0x0C
- Expected Reject Coefficient Values = 0 if ([FS]-48) >= [LF]; 1 if ([FS]-48) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 25 (only if [FS]-26 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0D,  
Cursor Coefficient (C<sub>0</sub>) = [FS]-26, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0D, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient = [FS]-26
- Expected Post-cursor Coefficient = 0x0D
- Expected Reject Coefficient Values = 0 if ([FS]-52) >= [LF]; 1 if ([FS]-52) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 26 (only if [FS]-28 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0E,  
Cursor Coefficient (C<sub>0</sub>) = [FS]-28, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0E, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient = [FS]-28
- Expected Post-cursor Coefficient = 0x0E
- Expected Reject Coefficient Values = 0 if ([FS]-56) >= [LF]; 1 if ([FS]-56) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])



**TEST CASE 27 (only if  $[FS]-30 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0F, Cursor Coefficient ( $C_0$ ) =  $[FS]-30$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x0F, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0F
- Expected Cursor Coefficient =  $[FS]-30$
- Expected Post-cursor Coefficient = 0x0F
- Expected Reject Coefficient Values = 0 if  $([FS]-60) \geq [LF]$ ; 1 if  $([FS]-60) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 28 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $[FS] - [LF]$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient =  $[FS]-[LF]$
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 29 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $[FS] - [LF]$ , Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $[FS]-[LF]$
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 30 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = Floor  $(([FS] - [LF])/2)$ , Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) = Ceiling  $(([FS] - [LF])/2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = Floor  $(([FS]-[LF])/2)$
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient = Ceiling  $(([FS]-[LF])/2)$
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 31: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $[LF]-1$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $[FS]-[LF]+1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $[LF]-1$
- Expected Post-cursor Coefficient =  $[FS]-[LF]+1$
- Expected Reject Coefficient Values = 1 (the post-cursor coefficient is greater than the cursor coefficient minus  $[LF]$ )

**TEST CASE 32: Pre-cursor Coefficient ( $C_{-1}$ ) =  $\lfloor \text{FS} \rfloor - \lfloor \text{LF} \rfloor + 1$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor \text{LF} \rfloor - 1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\lfloor \text{FS} \rfloor - \lfloor \text{LF} \rfloor + 1$
- Expected Cursor Coefficient =  $\lfloor \text{LF} \rfloor - 1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than the cursor coefficient minus  $\lfloor \text{LF} \rfloor$ )

**TEST CASE 33 (only if  $\lfloor \text{FS} \rfloor > \lfloor \text{LF} \rfloor$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}((\lfloor \text{FS} \rfloor - \lfloor \text{LF} \rfloor) / 2) + 1$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor \text{LF} \rfloor + 1$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\text{Ceiling}((\lfloor \text{FS} \rfloor - \lfloor \text{LF} \rfloor) / 2) + 1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}((\lfloor \text{FS} \rfloor - \lfloor \text{LF} \rfloor) / 2) + 1$
- Expected Cursor Coefficient =  $\lfloor \text{LF} \rfloor + 1$
- Expected Post-cursor Coefficient =  $\text{Ceiling}((\lfloor \text{FS} \rfloor - \lfloor \text{LF} \rfloor) / 2) + 1$
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than  $\lfloor \text{FS} \rfloor$ )

**TEST CASE 34: Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}(\lfloor \text{FS} \rfloor / 4)$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor \text{FS} \rfloor - \text{Floor}(\lfloor \text{FS} \rfloor / 4)$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}(\lfloor \text{FS} \rfloor / 4)$
- Expected Cursor Coefficient =  $\lfloor \text{FS} \rfloor - \text{Floor}(\lfloor \text{FS} \rfloor / 4)$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 35: Pre-cursor Coefficient ( $C_{-1}$ ) =  $(\text{Floor}(\lfloor \text{FS} \rfloor / 4)) + 1$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor \text{FS} \rfloor - (\text{Floor}(\lfloor \text{FS} \rfloor / 4)) + 1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $(\text{Floor}(\lfloor \text{FS} \rfloor / 4)) + 1$
- Expected Cursor Coefficient =  $\lfloor \text{FS} \rfloor - (\text{Floor}(\lfloor \text{FS} \rfloor / 4)) + 1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than  $\lfloor \text{FS} \rfloor / 4$ )

**TEST CASE 36: Pre-cursor Coefficient ( $C_{-1}$ ) =  $(\text{Floor}(\lfloor \text{FS} \rfloor / 4)) - 1$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor \text{FS} \rfloor - (\text{Floor}(\lfloor \text{FS} \rfloor / 4)) - 1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $(\text{Floor}(\lfloor \text{FS} \rfloor / 4)) - 1$
- Expected Cursor Coefficient =  $\lfloor \text{FS} \rfloor - (\text{Floor}(\lfloor \text{FS} \rfloor / 4)) - 1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 37: Pre-cursor Coefficient ( $C_{-1}$ ) =  $(\text{Floor}(\lfloor \text{FS} \rfloor / 4)) - 1$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor \text{FS} \rfloor - \text{Floor}(\lfloor \text{FS} \rfloor / 4)$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $(\text{Floor}(\lfloor \text{FS} \rfloor / 4)) - 1$
- Expected Cursor Coefficient =  $\lfloor \text{FS} \rfloor - \text{Floor}(\lfloor \text{FS} \rfloor / 4)$
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 0 if  $\lfloor \text{FS} \rfloor - (2 * \text{Floor}(\lfloor \text{FS} \rfloor / 4)) \geq \lfloor \text{LF} \rfloor$ ; 1 if  $\lfloor \text{FS} \rfloor - (2 * \text{Floor}(\lfloor \text{FS} \rfloor / 4)) < \lfloor \text{LF} \rfloor$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $\lfloor \text{LF} \rfloor$ )

**TEST CASE 38: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $\lceil \text{FS} \rceil - ((\text{Floor}(\lceil \text{FS} \rceil / 4)) + 1)$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}(\lceil \text{FS} \rceil / 4)) + 1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $\lceil \text{FS} \rceil - ((\text{Floor}(\lceil \text{FS} \rceil / 4)) + 1)$
- Expected Post-cursor Coefficient =  $(\text{Floor}(\lceil \text{FS} \rceil / 4)) + 1$
- Expected Reject Coefficient Values = 0 if  $\lceil \text{FS} \rceil - (2 * \text{Floor}(\lceil \text{FS} \rceil / 4)) \geq \lceil \text{LF} \rceil$ ; 1 if  $\lceil \text{FS} \rceil - (2 * \text{Floor}(\lceil \text{FS} \rceil / 4)) < \lceil \text{LF} \rceil$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $\lceil \text{LF} \rceil$ )

**TEST CASE 39 (only if  $\lceil \text{FS} \rceil - \lceil \text{LF} \rceil > 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$
- Expected Post-cursor Coefficient =  $\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)$
- Expected Reject Coefficient Values = 0

**TEST CASE 40 (only if  $\lceil \text{FS} \rceil - \lceil \text{LF} \rceil > 0$  and  $\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) - 1 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)) - 1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$
- Expected Post-cursor Coefficient =  $(\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)) - 1$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}(\lceil \text{FS} \rceil / 4) \geq C - 1$ ; 1  $\text{Floor}(\lceil \text{FS} \rceil / 4) < C - 1$  (pre-cursor coefficient must be less than  $\text{Floor}(\lceil \text{FS} \rceil / 4)$ )

**TEST CASE 41 (only if  $\lceil \text{FS} \rceil - \lceil \text{LF} \rceil > 0$  and  $\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) - 2 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x02, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)) - 2$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x02
- Expected Cursor Coefficient =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$
- Expected Post-cursor Coefficient =  $(\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)) - 2$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}(\lceil \text{FS} \rceil / 4) \geq C - 1$ ; 1  $\text{Floor}(\lceil \text{FS} \rceil / 4) < C - 1$  (pre-cursor coefficient must be less than  $\text{Floor}(\lceil \text{FS} \rceil / 4)$ )

**TEST CASE 42 (only if  $\lceil \text{FS} \rceil - \lceil \text{LF} \rceil > 0$  and  $\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) - 3 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x03, Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)) - 3$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient =  $\text{Ceiling}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2) + \lceil \text{LF} \rceil$
- Expected Post-cursor Coefficient =  $(\text{Floor}((\lceil \text{FS} \rceil - \lceil \text{LF} \rceil) / 2)) - 3$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}(\lceil \text{FS} \rceil / 4) \geq C - 1$ ; 1  $\text{Floor}(\lceil \text{FS} \rceil / 4) < C - 1$  (pre-cursor coefficient must be less than  $\text{Floor}(\lceil \text{FS} \rceil / 4)$ )

**TEST CASE 43 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF]) / 2) - 4) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x04, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF]) / 2) + [LF])$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF]) / 2)) - 4$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF]) / 2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF]) / 2)) - 4$
- Expected Reject Coefficient Values = 0 if Floor  $([FS] / 4) \geq C_{-1}$ ; 1 Floor  $([FS] / 4) < C_{-1}$   
(pre-cursor coefficient must be less than Floor  $([FS] / 4)$ )

**TEST CASE 44 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF]) / 2) - 5) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x05, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF]) / 2) + [LF])$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF]) / 2)) - 5$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF]) / 2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF]) / 2)) - 5$
- Expected Reject Coefficient Values = 0 if Floor  $([FS] / 4) \geq C_{-1}$ ; 1 Floor  $([FS] / 4) < C_{-1}$   
(pre-cursor coefficient must be less than Floor  $([FS] / 4)$ )

**TEST CASE 45 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF]) / 2) - 6) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x06, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF]) / 2) + [LF])$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF]) / 2)) - 6$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF]) / 2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF]) / 2)) - 6$
- Expected Reject Coefficient Values = 0 if Floor  $([FS] / 4) \geq C_{-1}$ ; 1 Floor  $([FS] / 4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS] / 4)$ )

**TEST CASE 46 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF]) / 2) - 7) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x07, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF]) / 2) + [LF])$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF]) / 2)) - 7$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF]) / 2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF]) / 2)) - 7$
- Expected Reject Coefficient Values = 0 if Floor  $([FS] / 4) \geq C_{-1}$ ; 1 Floor  $([FS] / 4) < C_{-1}$   
(pre-cursor coefficient must be less than Floor  $([FS] / 4)$ )

**TEST CASE 47 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF]) / 2) - 8) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x08, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF]) / 2) + [LF])$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF]) / 2)) - 8$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF]) / 2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF]) / 2)) - 8$
- Expected Reject Coefficient Values = 0 if Floor  $([FS] / 4) \geq C_{-1}$ ; 1 Floor  $([FS] / 4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS] / 4)$ )

**TEST CASE 48 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 9) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x09, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS] - [LF])/2) + [LF]$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS] - [LF])/2) - 9$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient = Ceiling  $(([FS] - [LF])/2) + [LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS] - [LF])/2) - 9$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 49 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 10) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0A, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS] - [LF])/2) + [LF]$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS] - [LF])/2) - 10$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient = Ceiling  $(([FS] - [LF])/2) + [LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS] - [LF])/2) - 10$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 50 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 11) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0B, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS] - [LF])/2) + [LF]$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS] - [LF])/2) - 11$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = Ceiling  $(([FS] - [LF])/2) + [LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS] - [LF])/2) - 11$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 51 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 12) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0C, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS] - [LF])/2) + [LF]$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS] - [LF])/2) - 12$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient = Ceiling  $(([FS] - [LF])/2) + [LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS] - [LF])/2) - 12$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 52 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 13) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0D, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS] - [LF])/2) + [LF]$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS] - [LF])/2) - 13$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient = Ceiling  $(([FS] - [LF])/2) + [LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS] - [LF])/2) - 13$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 53 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 14) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0E, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF])/2) + [LF]$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF])/2)) - 14$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF])/2) + [LF]$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF])/2)) - 14$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$   
(pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 54 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 15) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0F, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF])/2) + [LF]$ ,  
Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF])/2)) - 15$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0F
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF])/2) + [LF]$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF])/2)) - 15$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$   
(pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 55: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x3F, Cursor Coefficient ( $C_0$ ) = 0x3F,  
Post-cursor Coefficient ( $C_{+1}$ ) = 0x3F, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x3F
- Expected Cursor Coefficient = 0x3F
- Expected Post-cursor Coefficient = 0x3F
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than 63)

The Expected Reject Coefficient Values for all Test Cases are derived based on the all the following rules combined:

- a. FS is within the range  $\{0x18, \dots, 0x3F\}$  (for full swing mode) or is within the range  $\{0x0C, \dots, 0x3F\}$  (for reduced swing mode)
- b.  $C_0 = FS - C_{-1} - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
- c.  $C_{-1} = FS - C_0 - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
- d.  $C_{+1} = FS - C_0 - C_{-1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
- e.  $C_0 \geq [LF] + C_{-1} + C_{+1}$
- f.  $C_{-1} \leq C_0 - C_{+1} - [LF]$
- g.  $C_{+1} \leq C_0 - C_{-1} - [LF]$
- h.  $C_{-1} \leq \text{Floor}(FS/4)$  (where Floor indicates rounding down to the nearest integer value and Ceiling indicates rounding up to the nearest integer value)

15. Step 14 is repeated until all Test Cases are tested, and then the PTC transitions to Phase 3 at 16.0 GT/s. Note: The test must complete all Test Cases within 24 ms; otherwise the DUT may time out and exit link equalization.

16. In Phase 3 at 16.0 GT/s the PTC transmit TS1s with EC = 11b, reflecting its current coefficient values, signaling the DUT to transition to Phase 3 at 16.0 GT/s. If the PTC receives 2 consecutive TS1s with EC = 11b and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will not fail the test and testing will continue. If the PTC receives any coefficient request that is illegal for its

advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. Otherwise when the PTC receives 2 consecutive TS1s with EC = 00b, the PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. If the PTC does not receive either 2 consecutive TS1s with EC = 11b or 2 consecutive TS1s with EC = 00b, within 32 ms, the DUT fails.

17. If at any time in the above steps, for a Test Case where the Expected Rejected Coefficient Value is 0 and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of these Test Cases must not lose contact ~~in order~~ for the DUT to pass the test.

18. If at any time in the above steps, for a Test Case where the Expected Reject Coefficient Values is 1 and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT, and the Test Case is skipped if the previous Test Case also lost contact with the DUT.

19. If all the conditions above are met, then the DUT passes the test.

20. If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step 17, or warnings), log it as DUT's failure.

### 3.7.6.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform steps given in Section A.2.2.2 to reach Recovery.RcvrLock.

2. The PTC transmits TS1s with the non-PAD link and lane numbers set during the Configuration states. The speed change bit is set to 1 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with the identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.

3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall let the DUT start at 8.0 GT/s using its own default Tx preset settings and not send any preset requests. After receiving 8 consecutive TS2s with speed change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted after receiving the first TS2 and without interruption by an EIEOS, both the PTC and the DUT transition to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS then the counting shall be reset and the 32 TS2s have to be retransmitted.

4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed as follows. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.

5. The PTC enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization set to the presets it received in the EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms of entering Phase 0 at 8.0 GT/s the PTC transitions to Phase 1 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.

6. In Phase 1 at 8.0 GT/s, the PTC transmits TS1s with EC = 01b, preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 8.0 GT/s. In Phase 1 at 8.0 GT/s it notes the values of the FS and the LF being sent by the DUT. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
7. In Phase 2 at 8.0 GT/s, the PTC shall not request any coefficients. The PTC shall transition to Phase 3 at 8.0 GT/s.
8. In Phase 3 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 11b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns after receiving the new request in 2 consecutive TS1s and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 3 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 11b. After receiving 2 consecutive TS1s with EC = 00b the PTC shall reenter Recovery.RcvrLock.
9. The PTC transmits TS1s with non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. All data rates are advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
10. The PTC transmits TS2s with non-PAD link and lane numbers. All data rates are advertised. The PTC shall transmit 8GT EQ TS2 (symbol 7, bit 7 set to 1, bits 2:0 set to 0) with transmitter preset values (symbol 7, bits 6:3) of 0x0. All data rates are advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 16.0 GT/s advertised, and after transmitting 32 TS2s with speed\_change bit set to 1 and all data rates advertised, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, the counting shall be reset to 0 and the 32 TS2s shall be retransmitted. If the received TS2s do not advertise 16.0 GT/s, then the test case is aborted, and the test result is reported as skipped.
11. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC shall change to 16.0 GT/s data rate within 0.5 ms. The next state is Recovery.RcvrLock.
12. The PTC enters Phase 1 at 16.0 GT/s of the Recovery.Equalization state whereas the DUT enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization sets the presets of 0x0, and reflects its current FS, LF, and post-coefficient values. The PTC should first see the DUT sending TS1s with EC = 00b reflecting the preset value it has requested in the EQ TS2s. Then the PTC should then see the DUT sending TS1s with EC = 01b. The PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in 2 consecutive TS1s with EC = 01b (for use in step 14). If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 2 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 01b within 24 ms, the DUT fails.
13. In Phase 2 at 16.0 GT/s, the PTC transmits TS1s with EC = 10b, reflecting its current coefficient values. If the PTC receives 2 consecutive TS1s with EC = 10b and requesting a valid



new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will not fail the test and testing will continue. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. Otherwise, when the PTC receives 2 consecutive TS2s with EC = 11b, the PTC transitions to Phase 3 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 11b within 32 ms, the DUT fails.

14. In Phase 3 at 16.0 GT/s, the PTC transmits TS1s with EC = 11b, with the Use Preset bit (symbol 6, bit 7) set to a Test Case value (starting at Test Case 1), and transmitter pre-cursor/cursor/post-cursor coefficient values (symbol 7, bits 5:0/symbol 8, bits 5:0/symbol 9, bits 5:0) from a Test Case (starting at Test Case 1). The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should wait at least 1  $\mu$ s and then check that the received TS1 contains the expected Reject Coefficient Values, Pre-cursor, Cursor, and Post-cursor coefficient values (symbol 9 bit 6, symbol 7 bits 5:0, symbol 8 bits 5:0, and symbol 9 bits 5:0 respectively) for the Test Case (starting at Test Case 1). If this check fails and the Test Case's Expected Reject Coefficient Values is 0, the DUT fails the test. If this check fails and the Test Case's Expected Reject Coefficient Values is 1, the DUT is issued a warning. The range of valid values is given by the following (where [FS] and [LF] are the values captured in step 12):

**TEST CASE 1: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x00, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 2: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x0B, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x0B
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 3: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0B, Cursor Coefficient (C<sub>0</sub>) = 0x00, Post-cursor Coefficient (C<sub>+1</sub>) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 4: Pre-cursor Coefficient (C<sub>-1</sub>) = 0x00, Cursor Coefficient (C<sub>0</sub>) = 0x00, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0B, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = 0x00
- Expected Post-cursor Coefficient = 0x0B
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 5: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = 0x09, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = 0x09
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than 12)

**TEST CASE 6: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS], Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 7 (only if [FS] < 63): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS]+1, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]+1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 8: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS]-1, Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 9: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS], Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 10: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) = [FS], Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient = [FS]
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 11: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS]-1, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-1
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than [FS])

**TEST CASE 12: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS]-2, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-2
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 0 if  $([FS]-4) \geq [LF]$ ; 1 if  $([FS]-4) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 13: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x01, Cursor Coefficient ( $C_0$ ) = [FS]-3, Post-cursor Coefficient ( $C_{+1}$ ) = 0x01, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x01
- Expected Cursor Coefficient = [FS]-3
- Expected Post-cursor Coefficient = 0x01
- Expected Reject Coefficient Values = 1 (the coefficients add up to less than [FS])

**TEST CASE 14: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x02, Cursor Coefficient ( $C_0$ ) = [FS]-4, Post-cursor Coefficient ( $C_{+1}$ ) = 0x02, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x02
- Expected Cursor Coefficient = [FS]-4
- Expected Post-cursor Coefficient = 0x02
- Expected Reject Coefficient Values = 0 if  $([FS]-8) \geq [LF]$ ; 1 if  $([FS]-8) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 15: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x03, Cursor Coefficient ( $C_0$ ) = [FS]-6, Post-cursor Coefficient ( $C_{+1}$ ) = 0x03, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient = [FS]-6
- Expected Post-cursor Coefficient = 0x03
- Expected Reject Coefficient Values = 0 if  $([FS]-12) \geq [LF]$ ; 1 if  $([FS]-12) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 16: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x04, Cursor Coefficient ( $C_0$ ) = [FS]-8, Post-cursor Coefficient ( $C_{+1}$ ) = 0x04, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient = [FS]-8
- Expected Post-cursor Coefficient = 0x04
- Expected Reject Coefficient Values = 0 if  $([FS]-16) \geq [LF]$ ; 1 if  $([FS]-16) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 17: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x05, Cursor Coefficient ( $C_0$ ) = [FS]-10, Post-cursor Coefficient ( $C_{+1}$ ) = 0x05, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient = [FS]-10
- Expected Post-cursor Coefficient = 0x05

- Expected Reject Coefficient Values = 0 if  $([FS]-20) \geq [LF]$ ; 1 if  $([FS]-20) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 18: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x06, Cursor Coefficient ( $C_0$ ) =  $[FS]-12$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x06, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient =  $[FS]-12$
- Expected Post-cursor Coefficient = 0x06
- Expected Reject Coefficient Values = 0 if  $([FS]-24) \geq [LF]$ ; 1 if  $([FS]-24) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 19 (only if  $[FS]-14 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x07, Cursor Coefficient ( $C_0$ ) =  $[FS]-14$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x07, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient =  $[FS]-14$
- Expected Post-cursor Coefficient = 0x07
- Expected Reject Coefficient Values = 0 if  $([FS]-28) \geq [LF]$ ; 1 if  $([FS]-28) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 20 (only if  $[FS]-16 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x08, Cursor Coefficient ( $C_0$ ) =  $[FS]-16$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x08, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient =  $[FS]-16$
- Expected Post-cursor Coefficient = 0x08
- Expected Reject Coefficient Values = 0 if  $([FS]-32) \geq [LF]$ ; 1 if  $([FS]-32) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 21 (only if [FS]-18 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x09, Cursor Coefficient (C<sub>0</sub>) = [FS]-18, Post-cursor Coefficient (C<sub>+1</sub>) = 0x09, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient = [FS]-18
- Expected Post-cursor Coefficient = 0x09
- Expected Reject Coefficient Values = 0 if ([FS]-36) >= [LF]; 1 if ([FS]-36) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 22 (only if [FS]-20 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0A, Cursor Coefficient (C<sub>0</sub>) = [FS]-20, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0A, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient = [FS]-20
- Expected Post-cursor Coefficient = 0x0A
- Expected Reject Coefficient Values = 0 if ([FS]-40) >= [LF]; 1 if ([FS]-40) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 23 (only if [FS]-22 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0B, Cursor Coefficient (C<sub>0</sub>) = [FS]-22, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0B, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = [FS]-22
- Expected Post-cursor Coefficient = 0x0B
- Expected Reject Coefficient Values = 0 if ([FS]-44) >= [LF]; 1 if ([FS]-44) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 24 (only if [FS]-24 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0C, Cursor Coefficient (C<sub>0</sub>) = [FS]-24, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0C, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient = [FS]-24
- Expected Post-cursor Coefficient = 0x0C
- Expected Reject Coefficient Values = 0 if ([FS]-48) >= [LF]; 1 if ([FS]-48) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 25 (only if [FS]-26 >= 0): Pre-cursor Coefficient (C<sub>-1</sub>) = 0x0D, Cursor Coefficient (C<sub>0</sub>) = [FS]-26, Post-cursor Coefficient (C<sub>+1</sub>) = 0x0D, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient = [FS]-26
- Expected Post-cursor Coefficient = 0x0D
- Expected Reject Coefficient Values = 0 if ([FS]-52) >= [LF]; 1 if ([FS]-52) < [LF] (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to [LF])

**TEST CASE 26 (only if  $[FS]-28 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0E, Cursor Coefficient ( $C_0$ ) =  $[FS]-28$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x0E, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient =  $[FS]-28$
- Expected Post-cursor Coefficient = 0x0E
- Expected Reject Coefficient Values = 0 if  $([FS]-56) \geq [LF]$ ; 1 if  $([FS]-56) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 27 (only if  $[FS]-30 \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0F, Cursor Coefficient ( $C_0$ ) =  $[FS]-30$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x0F, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0F
- Expected Cursor Coefficient =  $[FS]-30$
- Expected Post-cursor Coefficient = 0x0F
- Expected Reject Coefficient Values = 0 if  $([FS]-60) \geq [LF]$ ; 1 if  $([FS]-60) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 28 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $[FS] - [LF]$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient =  $[FS]-[LF]$
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 29 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $[FS] - [LF]$ , Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $[FS]-[LF]$
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 30 (only if  $[FS] > [LF]$ ): Pre-cursor Coefficient ( $C_{-1}$ ) = Floor  $(([FS] - [LF])/2)$ , Cursor Coefficient ( $C_0$ ) =  $[LF]$ , Post-cursor Coefficient ( $C_{+1}$ ) = Ceiling  $(([FS] - [LF])/2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = Floor  $(([FS]-[LF])/2)$
- Expected Cursor Coefficient =  $[LF]$
- Expected Post-cursor Coefficient = Ceiling  $(([FS]-[LF])/2)$
- Expected Reject Coefficient Values = 1 (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 31: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x00, Cursor Coefficient ( $C_0$ ) =  $\lfloor LF \rfloor - 1$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\lceil FS \rceil - \lfloor LF \rfloor + 1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x00
- Expected Cursor Coefficient =  $\lfloor LF \rfloor - 1$
- Expected Post-cursor Coefficient =  $\lceil FS \rceil - \lfloor LF \rfloor + 1$
- Expected Reject Coefficient Values = 1 (the post-cursor coefficient is greater than the cursor coefficient minus  $\lfloor LF \rfloor$ )

**TEST CASE 32: Pre-cursor Coefficient ( $C_{-1}$ ) =  $\lceil FS \rceil - \lfloor LF \rfloor + 1$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor LF \rfloor - 1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\lceil FS \rceil - \lfloor LF \rfloor + 1$
- Expected Cursor Coefficient =  $\lfloor LF \rfloor - 1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than the cursor coefficient minus  $\lfloor LF \rfloor$ )

**TEST CASE 33 (only if  $\lceil FS \rceil > \lfloor LF \rfloor$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}((\lceil FS \rceil - \lfloor LF \rfloor)/2) + 1$ , Cursor Coefficient ( $C_0$ ) =  $\lfloor LF \rfloor + 1$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\text{Ceiling}((\lceil FS \rceil - \lfloor LF \rfloor)/2) + 1$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}((\lceil FS \rceil - \lfloor LF \rfloor)/2) + 1$
- Expected Cursor Coefficient =  $\lfloor LF \rfloor + 1$
- Expected Post-cursor Coefficient =  $\text{Ceiling}((\lceil FS \rceil - \lfloor LF \rfloor)/2) + 1$
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than  $\lceil FS \rceil$ )

**TEST CASE 34: Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}(\lceil FS \rceil/4)$ , Cursor Coefficient ( $C_0$ ) =  $\lceil FS \rceil - \text{Floor}(\lceil FS \rceil/4)$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}(\lceil FS \rceil/4)$
- Expected Cursor Coefficient =  $\lceil FS \rceil - \text{Floor}(\lceil FS \rceil/4)$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 35: Pre-cursor Coefficient ( $C_{-1}$ ) =  $(\text{Floor}(\lceil FS \rceil/4)) + 1$ , Cursor Coefficient ( $C_0$ ) =  $\lceil FS \rceil - (\text{Floor}(\lceil FS \rceil/4)) + 1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $(\text{Floor}(\lceil FS \rceil/4)) + 1$
- Expected Cursor Coefficient =  $\lceil FS \rceil - (\text{Floor}(\lceil FS \rceil/4)) + 1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 1 (the pre-cursor coefficient is greater than  $\lceil FS \rceil/4$ )

**TEST CASE 36: Pre-cursor Coefficient ( $C_{-1}$ ) =  $(\text{Floor}(\lceil FS \rceil/4)) - 1$ , Cursor Coefficient ( $C_0$ ) =  $\lceil FS \rceil - (\text{Floor}(\lceil FS \rceil/4)) - 1$ , Post-cursor Coefficient ( $C_{+1}$ ) = 0x00, Use Preset = 0**

- Expected Pre-cursor Coefficient =  $(\text{Floor}(\lceil FS \rceil/4)) - 1$
- Expected Cursor Coefficient =  $\lceil FS \rceil - (\text{Floor}(\lceil FS \rceil/4)) - 1$
- Expected Post-cursor Coefficient = 0x00
- Expected Reject Coefficient Values = 0

**TEST CASE 37: Pre-cursor Coefficient ( $C_{-1}$ ) =  $\text{Floor}([FS]/4)-1$ , Cursor Coefficient ( $C_0$ ) =  $[FS] - \text{Floor}([FS]/4)$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $0x01$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $\text{Floor}([FS]/4)-1$
- Expected Cursor Coefficient =  $[FS] - \text{Floor}([FS]/4)$
- Expected Post-cursor Coefficient =  $0x01$
- Expected Reject Coefficient Values = 0 if  $[FS] - (2 * \text{Floor}([FS]/4)) \geq [LF]$ ; 1 if  $[FS] - (2 * \text{Floor}([FS]/4)) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 38: Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x00$ , Cursor Coefficient ( $C_0$ ) =  $[FS] - ((\text{Floor}([FS]/4)+1))$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}([FS]/4)+1)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x00$
- Expected Cursor Coefficient =  $[FS] - ((\text{Floor}([FS]/4)+1))$
- Expected Post-cursor Coefficient =  $(\text{Floor}([FS]/4)+1)$
- Expected Reject Coefficient Values = 0 if  $[FS] - (2 * \text{Floor}([FS]/4)) \geq [LF]$ ; 1 if  $[FS] - (2 * \text{Floor}([FS]/4)) < [LF]$  (cursor coefficient minus both pre-cursor and post-cursor coefficients must be greater than or equal to  $[LF]$ )

**TEST CASE 39 (only if  $[FS]-[LF] > 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x00$ , Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $\text{Floor}((([FS]-[LF])/2))$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x00$
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $\text{Floor}((([FS]-[LF])/2))$
- Expected Reject Coefficient Values = 0

**TEST CASE 40 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-1) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x01$ , Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-1)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x01$
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-1)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )

**TEST CASE 41 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-2) \geq 0$ ): Pre-cursor Coefficient ( $C_{-1}$ ) =  $0x02$ , Cursor Coefficient ( $C_0$ ) =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$ , Post-cursor Coefficient ( $C_{+1}$ ) =  $(\text{Floor}((([FS]-[LF])/2))-2)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient =  $0x02$
- Expected Cursor Coefficient =  $\text{Ceiling}((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient =  $(\text{Floor}((([FS]-[LF])/2))-2)$
- Expected Reject Coefficient Values = 0 if  $\text{Floor}([FS]/4) \geq C_{-1}$ ; 1  $\text{Floor}([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than  $\text{Floor}([FS]/4)$ )



**TEST CASE 42 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-3) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x03, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS]-[LF])/2)+[LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS]-[LF])/2))-3$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x03
- Expected Cursor Coefficient = Ceiling  $((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS]-[LF])/2))-3$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 43 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-4) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x04, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS]-[LF])/2)+[LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS]-[LF])/2))-4$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x04
- Expected Cursor Coefficient = Ceiling  $((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS]-[LF])/2))-4$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 44 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-5) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x05, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS]-[LF])/2)+[LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS]-[LF])/2))-5$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x05
- Expected Cursor Coefficient = Ceiling  $((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS]-[LF])/2))-5$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 45 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-6) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x06, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS]-[LF])/2)+[LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS]-[LF])/2))-6$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x06
- Expected Cursor Coefficient = Ceiling  $((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS]-[LF])/2))-6$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 46 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-7) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x07, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS]-[LF])/2)+[LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS]-[LF])/2))-7$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x07
- Expected Cursor Coefficient = Ceiling  $((([FS]-[LF])/2)+[LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS]-[LF])/2))-7$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 47 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 8) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x08, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF])/2) + [LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF])/2) - 8)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x08
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF])/2) - 8)$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 48 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 9) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x09, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF])/2) + [LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF])/2) - 9)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x09
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF])/2) - 9)$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 49 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 10) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0A, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF])/2) + [LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF])/2) - 10)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0A
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF])/2) - 10)$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 50 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 11) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0B, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF])/2) + [LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF])/2) - 11)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0B
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF])/2) - 11)$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 51 (only if  $[FS] - [LF] > 0$  and  $\text{Floor}((([FS] - [LF])/2) - 12) \geq 0$ ):****Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0C, Cursor Coefficient ( $C_0$ ) = Ceiling  $((([FS] - [LF])/2) + [LF])$ ,****Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $((([FS] - [LF])/2) - 12)$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0C
- Expected Cursor Coefficient = Ceiling  $((([FS] - [LF])/2) + [LF])$
- Expected Post-cursor Coefficient = (Floor  $((([FS] - [LF])/2) - 12)$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 52 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-13) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0D, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS]-[LF])/2)+[LF]$ ,**

**Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS]-[LF])/2))-13$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0D
- Expected Cursor Coefficient = Ceiling  $(([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS]-[LF])/2))-13$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 53 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-14) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0E, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS]-[LF])/2)+[LF]$ ,**

**Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS]-[LF])/2))-14$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0E
- Expected Cursor Coefficient = Ceiling  $(([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS]-[LF])/2))-14$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 54 (only if  $[FS]-[LF] > 0$  and  $\text{Floor}((([FS]-[LF])/2)-15) \geq 0$ ):**

**Pre-cursor Coefficient ( $C_{-1}$ ) = 0x0F, Cursor Coefficient ( $C_0$ ) = Ceiling  $(([FS]-[LF])/2)+[LF]$ ,**

**Post-cursor Coefficient ( $C_{+1}$ ) = (Floor  $(([FS]-[LF])/2))-15$ , Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x0F
- Expected Cursor Coefficient = Ceiling  $(([FS]-[LF])/2)+[LF]$
- Expected Post-cursor Coefficient = (Floor  $(([FS]-[LF])/2))-15$
- Expected Reject Coefficient Values = 0 if Floor  $([FS]/4) \geq C_{-1}$ ; 1 Floor  $([FS]/4) < C_{-1}$  (pre-cursor coefficient must be less than Floor  $([FS]/4)$ )

**TEST CASE 55: Pre-cursor Coefficient ( $C_{-1}$ ) = 0x3F, Cursor Coefficient ( $C_0$ ) = 0x3F,**

**Post-cursor Coefficient ( $C_{+1}$ ) = 0x3F, Use Preset = 0**

- Expected Pre-cursor Coefficient = 0x3F
- Expected Cursor Coefficient = 0x3F
- Expected Post-cursor Coefficient = 0x3F
- Expected Reject Coefficient Values = 1 (the coefficients add up to more than 63)
- The Expected Reject Coefficient Values for all Test Cases are derived based on the all the following rules combined:
  - a. FS is within the range  $\{0x18, \dots, 0x3F\}$  (for full swing mode) or is within the range  $\{0x0C, \dots, 0x3F\}$  (for reduced swing mode)
  - b.  $C_0 = FS - C_{-1} - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
  - c.  $C_{-1} = FS - C_0 - C_{+1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
  - d.  $C_{+1} = FS - C_0 - C_{-1}$  and is within the range  $\{0x00, \dots, 0x3F\}$
  - e.  $C_0 \geq [LF] + C_{-1} + C_{+1}$
  - f.  $C_{-1} \leq C_0 - C_{+1} - [LF]$
  - g.  $C_{+1} \leq C_0 - C_{-1} - [LF]$
  - h.  $C_{-1} \leq \text{Floor}(FS/4)$  (where Floor indicates rounding down to the nearest integer value and Ceiling indicates rounding up to the nearest integer value)

15. Step 14 is repeated until all Test Cases are tested, and then the PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test. Note: The test must complete all Test Cases within 24 ms; otherwise the DUT may time out and exit link equalization.
16. If at any time in the above steps, for a Test Case where the Expected Reject Coefficient Values is 0 and the PTC link loses contact with the DUT, that Test Case is skipped. (This may be the result of a legal preset that is electrically incompatible with the channel.) However, at least one of the Test Cases must not lose contact in order for these DUT to pass the test.
17. If at any time in the above steps, for a Test Case where the Expected Reject Coefficient Values is 1 and the PTC link loses contact with the DUT, the DUT fails if the previous Test Case did not lose contact with the DUT, and the Test Case is skipped if the previous Test Case also lost contact with the DUT.
18. If all the conditions above are met, then the DUT passes the test.
19. If any of the conditions above are not met (excluding losing contact with the DUT pursuant to step 16, or warnings), log it as DUT's failure.

### 3.7.7 Test 5x-11 Equalization Redo for 16.0 GT/s

#### Test Introduction

The intent of this test is to verify that the DUT, having completed link equalization at 16.0 GT/s and currently at 8.0 GT/s, handles requests to redo link equalization at 16.0 GT/s.

#### 3.7.7.1 DUT is a Motherboard or a Downstream Switch Port

There is no test for this configuration, because the DUT's ~~behaviour~~ behavior upon receiving an Equalization Request is optional.

#### 3.7.7.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform the steps in Section A.2.5.2 to reach L0 at 16.0 GT/s.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s within 0.5 ms. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.

Commented [FN32]: TBD: Assign new test number.

Commented [FN33]: B40: New test for Equalization Redo bit.

5. Now the PTC transmits TS1s at 8.0 GT/s data rate with EC = 00b. The PTC sets speed\_change bit to 0 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers the PTC transitions to Recovery.RcvrCfg.
6. The PTC transmits TS2s. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including 8.0 GT/s advertised, and at least 16 TS2s have been transmitted after receiving the first TS2, without interruption from EIEOS, the PTC transitions to Recovery.Idle.
7. The PTC shall now transmit a SDS OS and then keep transmitting logical idle symbols 0x00. After receiving 8 symbol times of idle data and after at least 16 idle symbols have been transmitted after receiving the first idle symbol the PTC shall transition to L0 at 8.0 GT/s.
8. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1, up to 16.0 GT/s being advertised, and Equalization Redo bit (symbol 6, bit 7) set to 1. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
9. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall transmit 8 GT EQ TS2 (symbol 7, bit 7 set to 1, bits 2:0 set to 0) with transmitter preset values (symbol 7, bits 6:3) of 0x0. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 16.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 16.0 GT/s being advertised have been transmitted, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.
10. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 16.0 GT/s within 0.5 ms. The next state is Recovery.RcvrLock at 16.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 16.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
11. Now the new data rate is 16.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed.
12. The PTC enters Phase 1 at 16.0 GT/s of the Recovery.Equalization state whereas the DUT enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 01b, with Transmitter Preset = 0x0, and its current FS, LF, and Post-cursor Coefficient values. The PTC should first see the DUT sending TS1s with EC = 00b reflecting the Transmitter Preset value it requested in the EQ TS2s. The PTC should record per lane the FS (symbol 7, bits 5-0) and LF (symbol 8, bits 5-0) values received in 2 consecutive TS1s with EC = 01b. If the recorded LF value is greater than the FS value on any lane, the DUT fails. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 01b within 24 ms, the DUT fails.
13. In Phase 2 at 16.0 GT/s, the PTC transmits TS1s with EC = 10b, reflecting its current coefficient values. If the PTC receives 2 consecutive TS1s with EC = 10b and requesting a valid new preset or coefficient, it processes these normally. If the PTC receives any preset request in the range of 0xB to 0xF the PTC will reject this (Reject Coefficient is set to 1 in the PTC's response) and the DUT will fail the test. If the PTC receives any coefficient request that is illegal for its advertised FS, LF range the PTC will reject this (Reject Coefficient is set to 1 in the

**Commented [FN34]:** B40: This will force link equalization to be redone.

PTC's response) however the DUT will not fail the test and testing will continue. Otherwise, when the PTC receives 2 consecutive TS2s with EC = 11b, the PTC transitions to Phase 3 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 11b within 32 ms, the DUT fails.

14. In Phase 3 at 16.0 GT/s the PTC shall not request any coefficients. The PTC transitions to the Recovery.RcvrLock state, then the PTC goes to electrical idle and times out the DUT and ends the test.

15. If all the conditions above are met, then the DUT passes the test.

### 3.8 Loopback ~~(Informative)~~

These tests verify that the DUT correctly enters Loopback when a standard sequence is used (i.e., a sequence that is expected to be used by test equipment to perform receiver testing). In the Loopback state the DUT is supposed to just transmit the data it receives without any modification except for the SKP ~~ordered sets~~ QSs.

There are two ways a DUT can enter Loopback. One is through the Configuration.Linkwidth.Start ~~substates~~ substrate and the other one is through the Recovery.Idle state. If Link Equalization is to be performed at 8.0 GT/s or higher before going to Loopback, then only the path through Recovery.Idle shall be used. For testing with a fixed preset the path through Configuration.Linkwidth.Start shall be used.

#### 3.8.1 Test 60-10 Loopback through Configuration.Linkwidth.Start ~~(Informational)~~

##### Test Introduction

The intent of this test is to verify that the DUT can enter Loopback from Configuration.

### 3.8.1.1 DUT is a Motherboard or a Downstream port of a Switch or Bridge

1. The PTC starts in the Detect.Quiet state and waits for 12 ms and then transitions to Detect.Active.
2. In Detect.Active PTC performs receiver detection, on detecting a receiver it transitions to Polling.Active, otherwise it shall go back to Detect.Quiet, and if it does not detect a receiver within 1 s, the test fails.
3. In Polling.Active state the PTC transmits TS1s with link and lane numbers set to PAD, the Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1. The data rate that is to be used in Loopback state shall be advertised based on the expected test result, as the link will enter Loopback at the highest negotiated link speed. After transmitting TS1s for 2 ms the PTC transitions to Polling.Configuration.

**TEST CASE 1: Advertised Data Rates = 2.5 GT/s**

**TEST CASE 2: (For PCIe2.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s**

**TEST CASE 3: (For PCIe3.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s**

**TEST CASE 4: (For PCIe4.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s and 16.0 GT/s**

4. In Polling.Configuration the PTC transmits TS2s with Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1 and link and lane numbers set to PAD. The data rate that is to be used in Loopback state shall be advertised based on the expected test result, as the link will enter Loopback at the highest negotiated link speed. After transmitting TS2s for 10 ms the PTC transitions to Configuration.Linkwidth.Start.
5. From Configuration.Linkwidth.Start the PTC enters Loopback.Entry and transmits TS1s (Configuration.Linkwidth.Start is just a bypass state). The PTC is the loopback master and the DUT is the loopback slave. If 8.0 GT/s or higher is going to be the speed of operation during Loopback, the PTC can choose to transmit presets using the EQ TS1. If not, the DUT will start ~~the~~at 8.0 GT/s or higher using its own default settings.
6. If the current speed of operation is not the highest common speed then the PTC shall transmit 16 consecutive TS1s with Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1, Selectable De-emphasis bit set to the desired value. If the highest common data rate is 8.0 GT/s or higher, these TS1s are EQ TS1s with the desired Preset (0x0).
7. The PTC shall transmit the proper number of EIOS (one EIOS for 2.5 GT/s; two EIOS for 5.0 GT/s; one EIOS for 8.0 GT/s or higher) and then goes to electrical idle for 1 ms. The PTC shall change the speed of operation to the highest common advertised data rate during this 1 ms.
8. After coming out of electrical idle, the PTC transmits TS1s with Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1, at the new data rate. For 2.5 GT/s and 5.0 GT/s, 8b/10b encoding is used and for 8.0 GT/s or higher, 128b/130b encoding is used. If 8.0 GT/s or higher is going to be the speed of operation during loopback, the PTC can choose to transmit presets using the EQ TS1. If not, the DUT will start ~~the~~at 8.0 GT/s or higher using its own default settings.

**Commented [FN35]:** B40: Add 16.0 GT/s.

**Commented [FN36]:** B40: For Loopback target data rate, EQ TS1 impacts both 8.0 GT/s and 16.0 GT/s.

**Commented [FN37]:** B40: Add 16.0 GT/s.

**Commented [FN38]:** B40: Add 16.0 GT/s.

**Commented [FN39]:** B40: For Loopback target data rate, EQ TS1 impacts both 8.0 GT/s and 16.0 GT/s.

- 5 9. When the PTC receives ~~two~~ consecutive TS1s with Loopback bit set to 1 in the PTC transitions to Loopback.Active. If the PTC does not receive ~~two~~ consecutive TS1s with the Loopback bit set to 1 within 100 ms, the test ends and reports failure.
- 10 10. The PTC starts sending the test pattern. The DUT just replicates the data it receives and transmits it back to the PTC. The PTC checks that the received data matches the transmitted data (except for SKPs). ~~The PTC sends SKP OSs properly (one SKP OS every SKP\_MAX\_SY symbol times for 8b/10b encoding, two SKP OSs every SKP\_MAX\_BI blocks for 128b/130b encoding; determined by the SRIS\_MODE [data rate] parameter). The DUT can either add or subtract SKP symbols; but must only add SKPs adjacent to received SKPs.~~
- Test Pattern**
- 15 ~~1. The PTC sends SKP ordered sets properly (one SKP every 1538 symbol times for 8b/10b encoding, two SKPs every 375 blocks for 128b/130b encoding. The DUT can either add or subtract SKP symbols, but must only add SKPs adjacent to received SKPs.~~
- ~~2.11.~~ The PTC completes sending the test pattern and then sends 4 consecutive EIOS, then transitions to Loopback.Exit.
- 20 ~~3.12.~~ In Loopback.Exit, the PTC transmits the proper number of EIOS (one EIOS for 2.5 GT/s, 8 EIOS for 5.0 GT/s ~~and 8.0 GT/s or higher~~) and then enters electrical idle for 2 ms. The PTC checks that the DUT sends the same number of EIOS back. The PTC checks that the DUT then enters electrical idle.
- ~~4.13.~~ The PTC then goes to Detect.
- 25 ~~14. The entire test is repeated until all supported Test Cases are tested.~~

**Commented [FN40]:** ENH: SRIS ECN requirement.

**Commented [FN41]:** ENH: SRIS ECN requirement.

**Commented [FN42]:** ENH: SRIS ECN requirement.

**Commented [FN43]:** TBD: Define test pattern(s).

**Commented [FN44]:** B40: Add 16.0 GT/s.

### **3.8.1.2 DUT is an Add-in Card or an Upstream port of a Switch or Bridge**

Algorithm same as in Section 3.8.1.1.



## 3.8.2 Test 60-20 Loopback Through Recovery.Idle (Informational)

### Test Introduction

The intent of this test is to verify that the DUT can enter Loopback from Recovery.

### 3.8.2.1 DUT is a Motherboard or a Downstream port of a Switch or Bridge

1. Perform steps given in Section A.2.2 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. The data rates that are advertised are selected from the test case (starting at the first test case). After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.

**TEST CASE 1: Advertised Data Rates = 2.5 GT/s**

**TEST CASE 2: (For PCIe2.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s**

**TEST CASE 3: (For PCIe3.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s**

**TEST CASE 4: (For PCIe4.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s**

3. The PTC transmits TS2s with non-PAD link and lane numbers. If 8.0 GT/s or higher is going to be the data rate of operation during loopback the PTC shall let the DUT start 8.0 GT/s or higher using its own default Tx preset settings and not send any EQ TS1 or EQ TS2 preset requests. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including the highest data rate being advertised for the test case, and after transmitting 32 TS2s with speed\_change bit set to 1 and up to the highest data rate being advertised for the test case, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset to 0 and 32 TS2s shall be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock.
5. If the operating data rate is 8.0 GT/s or higher, then the PTC transitions to Recovery.Equalization from Recovery.RcvrLock and Link Equalization at 8.0 GT/s is performed. If the operating data rate is 2.5 GT/s or 5.0 GT/s, then the PTC stays in Recovery.RcvrLock and skips to step ~~4~~18.
6. The PTC enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization sets the presets it received in the EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms, the PTC transitions to Phase 1 at 8.0 GT/s. If 2 consecutive TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not

**Commented [FN45]:** B40: Add 16.0 GT/s.

**Commented [FN46]:** B40: To force 8.0 GT/s link equalization, must not advertise 16.0 GT/s here.

**Commented [FN47]:** B40: Add 16.0 GT/s.

receive either 2 consecutive TS1s with EC = 01b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.

7. In Phase 1 at 8.0 GT/s, the PTC transmits TS1s with EC = 01b, with preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current FS, LF, and post-coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 8.0 GT/s. –Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 10b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.

8. In Phase 2 at 8.0 GT/s the PTC transmits TS1 with EC = 10b, with the Use Preset bit (symbol 6, bit 7) set to 1, and transmitter preset values (symbol 6, bits 6:3) set to 0x0. The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should check that the new preset is being reflected within (500 + roundtrip time + logic delay) ns in the received TS1 (symbol 6, bits 6:3) and it matches the expected 0x0 value, and ~~also~~ should verify that the Reject Coefficient Values bit (symbol 9, bit 6) matches the expected 0 value. If not, the DUT is fails the test. The PTC shall then transition to Phase 3 at 8.0 GT/s.

9. In Phase 3 at 8.0 GT/s the PTC transmit TS1s with EC = 11b, reflecting its current coefficient values, signaling the DUT to transition to Phase 3 at 8.0 GT/s. If the PTC receives 2 consecutive TS1s with EC = 11b and requesting a new preset or coefficient, it processes these normally by either accepting or rejecting it as required (a rejected preset or coefficient is not a failure). When the PTC receives 2 consecutive TS1s with EC = 00b the PTC transitions to Recovery.RcvrLock.

10. The PTC transmits TS1s with non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. The data rates that are advertised are selected from the test case (starting at the first test case). After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.

**TEST CASE 1 Only: Advertised Data Rates = 2.5 GT/s**

**TEST CASE 2 Only: (For PCIe2.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s**

**TEST CASE 3 Only: (For PCIe3.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s**

**TEST CASE 4 Only: (For PCIe4.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s and 16.0 GT/s**

11. The PTC transmits TS2s with non-PAD link and lane numbers. ~~If 16.0 GT/s or higher is going to be the data rate of operation during loopback the PTC shall let the DUT start 16.0 GT/s using its own default Tx preset settings and not send any 8GT EQ TS2 preset requests.~~ After receiving 8 consecutive TS2s with speed\_change bit set to 1 including the highest data rate being advertised for the test case, and after transmitting 32 TS2s with speed\_change bit set to 1 and up to the highest data rate being advertised for the test case, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset to 0 and 32 TS2s shall be retransmitted.

**Commented [FN48]:** B40: Add 16.0 GT/s.

**Commented [FN49]:** B40: To force 16.0 GT/s link equalization, must advertise 16.0 GT/s here.

**Commented [FN50]:** B40: Add 16.0 GT/s.

- 5 12. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock.
- 10 13. If the operating data rate is 16.0 GT/s, then the PTC transitions to Recovery.Equalization from Recovery.RcvrLock and Link Equalization at 16.0 GT/s is performed. If the operating data rate is 8.0 GT/s, then the PTC stays in Recovery.RcvrLock and skips to step 18.
- 15 14. The PTC enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 00b. Tx equalization sets the presets it received in the 8GT EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms, the PTC transitions to Phase 1 at 16.0 GT/s. If 2 consecutive TS1s as described above are not received within 2 ms, the test is ~~considered to be failing~~ and the link falls back to 2.5 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 01b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.
- 20 15. In Phase 1 at 16.0 GT/s, the PTC transmits TS1s with EC = 01b, with preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current FS, LF, and post-coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 16.0 GT/s. Alternately, if the PTC receives 8 consecutive TS1s with EC = 00b, the PTC goes to the Recovery.RcvrLock state and ends the test (this is not a failure, but instead the test result is reported as skipped). If the PTC does not receive either 2 consecutive TS1s with EC = 10b or 8 consecutive TS1s with EC = 00b, within 12 ms, the DUT fails.
- 25 16. In Phase 2 at 16.0 GT/s the PTC transmits TS1 with EC = 10b, with the Use Preset bit (symbol 6, bit 7) set to 1, and transmitter preset values (symbol 6, bits 6:3) set to 0x0. The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should check that the new preset is being reflected within (500 + roundtrip time + logic delay) ns in the received TS1 (symbol 6, bits 6:3) and it matches the expected 0x0 value, and ~~also~~ should verify that the Reject Coefficient Values bit (symbol 9, bit 6) matches the expected 0 value. If not, the DUT fails the test. The PTC shall then transition to Phase 3 at 16.0 GT/s, but if a Retimer was detected
- 30 (RETIMER\_PRESENT\_FLAG is 1) this transition will be delayed for 26 ms.
- 35 17. In Phase 3 at 16.0 GT/s the PTC transmit TS1s with EC = 11b, reflecting its current coefficient values, signaling the DUT to transition to Phase 3 at 16.0 GT/s. If the PTC receives 2 consecutive TS1s with EC = 11b and requesting a new preset or coefficient, it processes these normally by either accepting or rejecting it as required (a rejected preset or coefficient is not a failure). When the PTC receives 2 consecutive TS1s with EC = 00b the PTC transitions to Recovery.RcvrLock.
- 40 18. In Recovery.RcvrLock the PTC transmits TS1s with speed\_change bit set to 0 and up to the highest data rate being advertised for the test case. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers the PTC transitions to Recovery.RcvrCfgr.
- 45 19. In Recovery.RcvrCfgr the PTC transmits TS2s. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including the highest data rate being advertised for the test case, and at least 16 consecutive TS2s have been transmitted after receiving the first TS2, the PTC transitions to Loopback.Entry via Recovery.Idle (which is just a pass-through state).

**Commented [FN51]:** B40: Add 16.0 GT/s link equalization.

**Commented [FN52]:** B40: Retimer's presence means that this transition must not occur for 24 ms +/- 2ms. This only applies to 16.0 GT/s.

~~512-20.~~ In Loopback.Entry the PTC transmits TS1s with Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1. When the PTC receives 2 consecutive TS1s with the Loopback bit set to 1, the DUT is in Loopback.Active. If it does not see 2 consecutive TS1s with the Loopback bit set to 1 from the DUT within 2 ms, the test fails.

~~43-21.~~ The PTC starts sending the test pattern. The DUT must replicate the data it receives and transmits it back to the PTC. The PTC checks that the received data matches the transmitted data (except for SKPs). The PTC sends SKP ~~ordered-sets OSs~~ properly (one SKP ~~Ordered-Set~~ every ~~4538 SKP\_MAX\_SY~~ symbol times for 8b/10b encoding; two SKP ~~Ordered-Sets~~ every ~~375 SKP\_MAX\_BL~~ blocks for 128b/130b encoding; ~~determined by the SRIS\_MODE[data rate]~~ ~~parameter~~). The DUT can either add or subtract SKP symbols; but must only add SKPs adjacent to received SKPs.

#### Test Pattern

1. The PTC completes sending the test pattern and then sends 4 consecutive EIOS, then transitions to Loopback.Exit.
2. In Loopback.Exit the PTC transmits the proper number of EIOS (one EIOS for 2.5 GT/s, 8 EIOS for 5.0 GT/s ~~and 8.0 GT/s or higher~~) and then enters electrical idle for 2 ms. The PTC checks that the DUT sends the same number of EIOS back. The PTC checks that the DUT then enters electrical idle.
3. The PTC then goes to Detect.

4. The entire test is repeated until all supported Test Cases are tested.

### 3.8.2.2 DUT is an Add-in Card or an Upstream port of a Switch or Bridge

1. Perform steps given in Section A.2.2 to reach Recovery.RcvrLock.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1. The data rates that are advertised are selected from the test case (starting at the first test case). After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.

**TEST CASE 1: Advertised Data Rates = 2.5 GT/s**

**TEST CASE 2: (For PCIe2.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s**

**TEST CASE 3: (For PCIe3.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s**

**TEST CASE 4: (For PCIe4.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s**

3. The PTC transmits TS2s with non-PAD link and lane numbers. If 8.0 GT/s is going to be the data rate of operation during loopback the PTC shall let the DUT start 8.0 GT/s using its own default Tx preset settings and not send any EQ TS1 or EQ TS2 preset requests. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including the highest data rate being advertised for the test case, and after transmitting 32 TS2s with speed\_change bit set to 1 and up to the highest data rate being advertised for the test case, after receiving the first TS2 and

**Commented [FN53]:** ENH: SRIS ECN requirement.

**Commented [FN54]:** ENH: SRIS ECN requirement.

**Commented [FN55]:** ENH: SRIS ECN requirement.

**Commented [FN56]:** TBD: Define test pattern(s).

**Commented [FN57]:** B40: Add 16.0 GT/s.

**Commented [FN58]:** B40: Add 16.0 GT/s.

**Commented [FN59]:** B40: To force 8.0 GT/s link equalization, must not advertise 16.0 GT/s here.

- without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS, the count is reset and the 32 TS2s are retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rate within 0.5 ms. The next state is Recovery.RcvrLock at the new data rate.
  5. If the operating data rate is 8.0 GT/s or higher, then the PTC transitions to Recovery.Equalization from Recovery.RcvrLock and Link Equalization is performed. If the operating data rate is 2.5 GT/s or 5.0 GT/s then the PTC stays in Recovery.RcvrLock and skips to step 916.
  6. The PTC enters Phase 1 at 8.0 GT/s of Recovery.Equalization state whereas the DUT enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization sets the presets of 0x0, and reflects its current FS, LF, and post-coefficient values. The PTC should first see the DUT sending TS1s with EC = 00b reflecting the preset value it has requested in the EQ TS2s. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 2 at 8.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 01b within 24 ms, the DUT fails.
  7. In Phase 2 at 8.0 GT/s the PTC transmits TS1s with EC = 10b, reflecting its current coefficient values. If the PTC receives 2 consecutive TS1s with EC = 10b and requesting a new preset or coefficient, it processes these normally by either accepting or rejecting it as required (a rejected preset or coefficient is not a failure). After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 8.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 11b within 32 ms, the DUT fails.
  8. In Phase 3 at 8.0 GT/s, the PTC transmits TS1s with EC = 11b, with the Use Preset bit (symbol 6, bit 7) set to a 1, and transmitter preset values (symbol 6, bits 6:3) set to 0x0. The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should check that the expected coefficients should be reflected within (500 + roundtrip time + logic delay) ns in the received TS1 (symbol 6, bits 6:3) and it matches the expected value of 0x0, and also should verify that the Reject Coefficient Values bit (symbol 9, bit 6) matches the expected 0 value. If not, the DUT fails the test. The PTC transitions to Recovery.RcvrLock.
  9. The PTC transmits TS1s with EC = 00b. The speed\_change bit is set to 1. The data rates that are advertised are selected from the test case (starting at the first test case). After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers to the one being transmitted the PTC transitions to Recovery.RcvrCfg.  
**TEST CASE 1 Only: Advertised Data Rates = 2.5 GT/s**  
**TEST CASE 2 Only: (For PCIe2.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s**  
**TEST CASE 3 Only: (For PCIe3.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s**  
**TEST CASE 4 Only: (For PCIe4.x or later testing) Advertised Data Rates = 2.5 GT/s and 5.0 GT/s and 8.0 GT/s and 16.0 GT/s**
  10. The PTC transmits TS2s with non-PAD link and lane numbers. [If 16.0 GT/s is going to be the data rate of operation during loopback the PTC shall let the DUT start 16.0 GT/s using its own default Tx preset settings and not send any 8GT EQ TS2 preset requests.] After receiving 8

**Commented [FN60]:** B40: Add 16.0 GT/s.

**Commented [FN61]:** B40: To force 16.0 GT/s link equalization, must advertise 16.0 GT/s here.

**Commented [FN62]:** B40: Add 16.0 GT/s.

- consecutive TS2s with speed\_change bit set to 1 including the highest data rate being advertised for the test case, and after transmitting 32 TS2s with speed\_change bit set to 1 and up to the highest data rate being advertised for the test case, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS, the count is reset and the 32 TS2s are retransmitted.
11. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC changes to the highest common advertised data rate within 0.5 ms. The next state is Recovery.RcvrLock at the new data rate.
12. If the operating data rate is 16.0 GT/s or higher, then the PTC transitions to Recovery.Equalization from Recovery.RcvrLock and Link Equalization is performed. If the operating data rate is 8.0 GT/s then the PTC stays in Recovery.RcvrLock and skips to step 16.
13. The PTC enters Phase 1 at 16.0 GT/s of Recovery.Equalization state whereas the DUT enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization sets the presets of 0x0, and reflects its current FS, LF, and post-coefficient values. The PTC should first see the DUT sending TS1s with EC = 00b reflecting the preset value it has requested in the EQ TS2s. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC transitions to Phase 2 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 01b within 24 ms, the DUT fails.
14. In Phase 2 at 16.0 GT/s the PTC transmits TS1s with EC = 10b, reflecting its current coefficient values. If the PTC receives 2 consecutive TS1s with EC = 10b and requesting a new preset or coefficient, it processes these normally by either accepting or rejecting it as required (a rejected preset or coefficient is not a failure). After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 16.0 GT/s. If the PTC does not receive 2 consecutive TS1s with EC = 11b within 32 ms, the DUT fails.
15. In Phase 3 at 16.0 GT/s, the PTC transmits TS1s with EC = 11b, with the Use Preset bit (symbol 6, bit 7) set to a 1, and transmitter preset values (symbol 6, bits 6:3) set to 0x0. The PTC must transmit these TS1 for at least 1  $\mu$ s. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should check that the expected coefficients should be reflected within (500 + roundtrip time + logic delay) ns in the received TS1 (symbol 6, bits 6:3) and it matches the expected value of 0x0, and also should verify that the Reject Coefficient Values bit (symbol 9, bit 6) matches the expected 0 value. If not, the DUT fails the test. The PTC transitions to Recovery.RcvrLock, but if a Retimer was detected (RETIMER\_PRESENT\_FLAG is 1) this transition will be delayed for 26 ms.
- 9-16. In Recovery.RcvrLock the PTC transmits TS1s with EC = 00b. The PTC sets speed\_change bit to 0 and up to the highest data rate being advertised for the test case. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers the PTC transitions to Recovery.RcvrCfg.
- 10-17. In Recovery.RcvrCfg the PTC transmits TS2s. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including the highest data rate being advertised for the test case, and at least 16 consecutive TS2s have been transmitted after receiving the first TS2, the PTC transitions to Loopback.Entry via Recovery.Idle (which is just a pass-through state).
- 14-18. In Loopback.Entry the PTC transmits TS1s with Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1. When the PTC receives 2 consecutive TS1s with the Loopback bit set to 1 from the DUT, the DUT is in

**Commented [FN63]:** B40: Retimer's presence means that this transition must not occur for 24 ms +/- 2ms. This only applies to 16.0 GT/s.

Loopback.Active. If it does not see 2 consecutive TS1s with the Loopback bit set to 1 from the DUT within 2 ms, the test fails.

The PTC starts sending the test pattern. The DUT must replicate the data it receives and transmits it back to the PTC. The PTC checks that the received data matches the transmitted data (except for SKPs). The PTC sends SKP ~~ordered sets~~ OSs properly (one SKP ~~Ordered Set~~ every ~~4538~~ **SKP\_MAX\_SY** symbol times for 8b/10b encoding; two SKP ~~Ordered Sets~~ every ~~375~~ **SKP\_MAX\_BLK** blocks for 128b/130b encoding; ~~determined by the SRIS\_MODE[data rate] parameter~~). The DUT can either add or subtract SKP symbols, but must only add SKPs adjacent to received SKPs.

**Commented [FN64]:** ENH: SRIS ECN requirement.

**Commented [FN65]:** ENH: SRIS ECN requirement.

**Commented [FN66]:** ENH: SRIS ECN requirement.

#### Test Pattern

1. The PTC completes sending the test pattern, then sends 4 consecutive EIOS, and then transitions to Loopback.Exit.
2. In Loopback.Exit the PTC transmits the proper number of EIOS (one EIOS for 2.5 GT/s, 8 EIOS for 5.0 GT/s ~~and 8.0 GT/s or higher~~) and then enters electrical idle for 2 ms. The PTC checks that the DUT sends the same number of EIOS back. The PTC checks that the DUT then enters electrical idle.
3. The PTC then goes to Detect.
4. The entire test is repeated until all supported Test Cases are tested.

**Commented [FN67]:** B40: Add 16.0 GT/s.

## 3.9 Function Level Reset (FLR)

These tests check that the DUT operates correctly at the link level when function level resets are performed. The tests only apply to Endpoints and then only if the DUT supports FLR.

The following rules will be checked as a part of this test suite:

1. Behavior of a function during FLR:
  - a. Send a completion for the Config Write that initiated the FLR, before initiating the FLR.
  - b. Complete FLR within 100 ms.
  - c. Send CRS Completion Status to any Config Request after 100 ms, if extra time is required for function specific resets.
2. FLR does not affect the DUT's physical and data link layer states (i.e., negotiated link width and speed).



### 3.9.1 Test 61-10 Check the Behavior of the DUT During FLR

#### Test Introduction

The intent of this test ~~checks whether~~ is to verify that the DUT correctly performs the FLR. It checks the DUT's behavior during the FLR.

#### Section Notes:

Prerequisite to the test is that the function exists (i.e., it does not return Unsupported Request when reading Config Space register 00h) and that the function returns a 1 in the Function Level Reset Capability bit in the Device Capabilities register.

1. Perform the steps in Section ~~A.2.2~~A.2.2.2 or Section A.2.3 or Section ~~A.2.4~~A.2.4.2 or Section ~~A.2.5.2~~A.2.5.2 to reach L0 at the desired speed. ~~Then perform the steps to reach DL\_Up.~~
2. The PTC shall set Bus Master Enable, Memory Space Enable, IO Space Enable, and Interrupt Disable bits in the Command register all to 1. After these bits are written the PTC shall issue a Configuration Read request to read the same bits back. If none of these bits are set to 1, then the FLR tests are still carried out, but no mechanism to check for successful FLR completion will exist. If at least one of these bits is set ~~to 1~~, the PTC shall enforce the register value checking in steps ~~55~~ and ~~66~~.
3. The PTC shall issue a Configuration Write Request to set the Initiate Function Level Reset bit to 1 in the Device Control register (offset 08h).
4. The PTC shall keep monitoring for a Configuration Write Completion for the request it had sent. If the PTC does not receive the Configuration Write Completion with Successful Completion status from the DUT within the 100 ms, the DUT fails the test. If the PTC receives the Configuration Write Completion, it shall move to the next step.
5. The PTC shall start a 100 ms timer. After the end of the 100 ms the PTC shall issue a Configuration Read Request to read the Command register (offset 04h) in the DUT. If the PTC receives a Configuration Read Completion with any completion status other than Successful Completion or CRS, the DUT fails the test. If the PTC does not receive any Configuration Read Completion, the DUT fails the test.
6. Some devices might take more than 100 ms to reinitialize following a FLR. In such cases the PTC may receive a Configuration Request Retry Completion Status for the Configuration Read Request issued in step ~~55~~. In such cases the PTC shall issue a new Configuration Read Request to read the Command register (offset 04h) in the DUT again, after every Configuration Read Completion with CRS status that it receives. If the PTC does not receive a Configuration Read Completion with Successful Completion status after 1 s the DUT fails the test, otherwise go onto the next step.
7. Using the ~~last~~ Configuration Read Completion with Successful Completion status, the Bus Master Enable, Memory Space Enable, IO Space Enable, and Interrupt Disable bits of the Command register are checked. If all of these bits that returned a 1 in step ~~22~~ are now reset to 0, then the DUT passes the test.
8. Repeat the above steps for all supported data rates.

**Commented [FN68]:** B40: Add 16.0 GT/s.

**Commented [FN69]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.



### 3.9.2 Test 61-20 Check Whether the Physical and Data Link Layers are Reset After an FLR

#### Test Introduction

The intent of this test ~~checks~~ is to verify that the FLR does not impact the DUT's link states.

#### Section Notes:

Prerequisite to the test is that the function exists (i.e., it does not return Unsupported Request when reading Config Space register 00h) and that the function returns a 1 in the Function Level Reset Capability bit in the Device Capabilities register.

1. Perform the steps in Section ~~A.2.2~~ A.2.2.2 or Section A.2.3 or Section ~~A.2.4~~ A.2.4.2 or ~~Section A.2.5.2~~ to reach L0 at the desired speed. Then perform the steps to reach DL\_Up.
2. The PTC shall perform a Configuration Read Request to read the DUT's Link Status register and store the value for comparison later.
3. After receiving a Configuration Read Completion the PTC shall perform a Configuration Write Request to set the Initiate Function Level Reset bit to 1 in the Device Control register (offset 08h) to initiate the FLR.
4. The PTC shall wait for the Configuration Write Completion from the DUT. The PTC shall monitor its link state and check that it does not leave L0. If it leaves ~~L0~~ the test fails. ~~If the PTC does not receive the Configuration Write Completion with Successful Completion status from the DUT within the 100 ms, the DUT fails the test. If the PTC receives the Configuration Write Completion, it goes to the next step.~~
5. The PTC shall start a 100 ms timer. After the end of the 100 ms the PTC shall issue a Configuration Read Request to read the DUT's Link Status register. If the PTC receives a Configuration Read Completion with any completion status other than Successful Completion or CRS, the DUT fails the test. If the PTC does not receive any Configuration Read Completion the DUT fails the test.
6. Some devices might take more than 100 ms to reinitialize following a FLR. In such cases the PTC may receive a Configuration Request Retry Completion Status for the Configuration Read Request issued in step ~~5~~ 5. In such cases the PTC shall issue a new Configuration Read Request to read the ~~Command Link Status~~ register (~~offset 04h~~) in the DUT again, after every Configuration Read Completion with CRS status that it receives. If the PTC does not receive a Configuration Read Completion with Successful Completion status after 1 ~~see~~ the DUT fails the test, otherwise go onto the next step.
7. Using the last Configuration Read Completion with Successful Completion status, if the Current Link Speed (bits [3:0]) and Negotiated Link Width (bits [9:4]) field values read before and after the FLR match, the DUT passes the test. If the values do not match, the DUT fails the test.
8. Repeat the above steps at all supported data rates.
9. Latency Tolerance Requests (LTR)
 

The intent of these tests is to check that the DUT with an upstream port sends properly formed LTR requests in several cases where responses are required. All these tests are applicable only for devices with upstream ports which support LTR capability, by checking the LTR Mechanism Supported bit in the Device Capabilities 2 register. If this bit returns 1, then

**Commented [FN70]:** B40: Add 16.0 GT/s.

**Commented [FN71]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN72]:** WVR30: Must match link state in previous sentence.

**Commented [FN73]:** WVR30: This should match the register read in previous step.

the DUT's Upstream Port supports LTR and the test proceeds. Following rules are to be checked:

10. The DUT shall transmit an LTR message when the LTR Mechanism Enable bit is set.
  11. If the LTR Mechanism Enable bit is cleared, and if the DUT has sent an LTR Message with Requirement bits set to 1, then the Device must send a new LTR Message with those bits cleared.
  12. When a DUT is directed to a non-D0 state by writing to its PMCSR, and if the DUT has sent an LTR Message with Requirement bits set to 1, then the Device must send a new LTR Message with those bits cleared.
- ~~1. Multi-Function Device must transmit a conglomerated LTR Message which reflects the lowest value associated with any Function.~~

### 3.9.3 Test 62-10 Check if Upstream Port DUT Sends LTR Message After the LTR Enable has been Set/Cleared and the Format of the Message

#### Test Introduction

~~The intent of this test checks to see if it is to verify that~~ the DUT with an upstream port correctly transmits an LTR Message after the LTR Mechanism Enable bit has been cleared.

#### Section Notes:

Applicable only for devices with upstream ports, that make requests on their own behalf, and which set the LTR Mechanism Supported bit in the Device Capabilities 2 register.

**Commented [FN74]:** Standard SW-US port won't send LTR, if there is no EP behind it.

1. Perform the steps in Section A.2.2A.2.2.2 or Section A.2.3 or Section A.2.4A.2.4.2 or Section A.2.5.2 to reach L0 at the appropriate speed. [Then perform the steps to reach DL\_Up]
2. During this test, the PTC issues a number of several Configuration Write Requests. For each request issued the PTC shall wait for the Configuration Write Completion from the DUT. After receiving it, the PTC shall send an acknowledgement TLP. The PTC shall also acknowledge any other TLPs that the DUT had sent.
3. The PTC shall issue a Configuration Write Request to set the Max Snoop Latency and Max No-Snoop Latency registers to the value of 0C01h (corresponding to 32,768 ns).
4. The PTC shall issue a Configuration Write Request to set the LTR Mechanism Enable bit in Function 0 of the DUT (bit 10 in the Device Control 2 register).
5. The PTC shall keep monitoring for an LTR Message from the DUT. If the PTC receives an LTR Message where at least one Requirement bit is Set (bit 15 of either the Snoop Latency or No-Snoop Latency fields), or if the PTC has been in this step for at least 1 s then go to the next step.
6. The PTC shall issue a Configuration Write Request to clear the LTR Mechanism Enable bit.
7. The PTC shall keep monitoring for an LTR message from the DUT. If the PTC has been in this step for at least 1 s then go to the next step.

**Commented [FN75]:** B40: Add 16.0 GT/s.

**Commented [FN76]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

8. For any LTR Message received in this test, the PTC shall check whether the FMT field (bits [7:5] of the first byte of the message received) is 001b, the Type is 10100b (Bits [4:0] of the first byte), the TC field is 000b (bits [6:4] of the second byte), and the Message Code is 00010000b (eighth byte).
9. For any LTR Message received in this test, if a Requirement bit is ~~Set~~ in either the Snoop Latency or No Snoop Latency field, then the PTC shall check whether the LatencyValue (bits [9:0]) and LatencyScale (bits [12:10]) fields associated with that Requirement bit are valid. (Values in these fields must not use reserved encodings and must be less than or equal to the corresponding Max Snoop Latency or Max No-Snoop Latency value that was written above.)
10. For any LTR Message received in this test, if a Requirement bit is Set in that LTR Message, then the PTC shall check whether that Requirement bit is Clear in a subsequent LTR Message.
11. If any check in steps ~~77~~ through ~~92~~ fails, the DUT fails the test. If all checks in steps ~~77~~ through ~~92~~ pass, and at least one LTR Message was received where at least one Requirement bit was ~~Set~~ to 1, the DUT passes the test. Otherwise, the test is skipped (i.e., no LTR Messages were received or all LTR Messages had both Requirement bits Clear).
12. Repeat the above steps at all supported data rates.

### 3.9.4 Test 62-20 Check if Upstream Port DUT Sends LTR Message After the Device has been Directed to Non-D0 State

#### Test Introduction

The intent of this test ~~checks whether~~ is to verify that the DUT with an upstream port sends an LTR message after it has been directed to a non-D0 active state by writing to its PMCSR.

#### Section Notes:

Applicable only for devices with upstream ports, that make requests on their own behalf, and which set the LTR Mechanism Supported bit in the Device Capabilities 2 register.

**Commented [FN77]:** Standard SW-US port won't send LTR, if there is no EP behind it.

1. Perform the steps in Section ~~A.2.2~~A.2.2.2 or Section A.2.3 or Section ~~A.2.4~~A.2.4.2 or ~~Section A.2.5.2~~ to reach L0 at the desired speed. Then perform the steps to reach DL\_Up.
2. During this test, the PTC issues ~~a number of several~~ Configuration Write Requests. For each request issued the PTC shall wait for the Configuration Write Completion from the DUT. After receiving it, the PTC shall send an acknowledgement TLP. The PTC shall also acknowledge any other TLPs that the DUT had sent.
3. The PTC shall note if the DUT is a multi-Function Device.
4. The PTC shall issue a Configuration Write Request to set the Bus Master Enable bit in the Command register. For a multi-Function Device, this Configuration Write is repeated for each implemented Function in the Device.
5. The PTC shall issue a Configuration Write Request to set the Max Snoop Latency and Max No-Snoop Latency registers to the value of 0C01h (corresponding to 32,768 ns).

**Commented [FN78]:** B40: Add 16.0 GT/s.

**Commented [FN79]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

- 5 6. The PTC shall issue a Configuration Write Request to set the LTR Mechanism Enable bit in Function 0 of the DUT (bit 10 in the Device Control 2 register).
7. The PTC shall keep monitoring for an LTR Message from the DUT. If the PTC has been in this step for at least 1 s then go to the next step.
- 10 8. The PTC shall keep monitoring for an LTR Message from the DUT. The PTC now sends a Configuration Write Request to the DUT's PMCSR to change the state to the D3 state (i.e., write 11b to bits [1:0] of the PMCSR). For a multi-Function Device, this Configuration Write is repeated for each implemented Function in the Device.
9. The PTC shall keep monitoring for an LTR Message from the DUT. If the PTC has been in this step for at least 1 s, then go to the next step.
- 15 10. The PTC sends a Configuration Write Request to the DUT's PMCSR to change the state back to D0 state (i.e., write 00b to bits [1:0] of the PMCSR). For a multi-Function Device, this Configuration Write is repeated for each implemented Function in the Device. During this step, the PTC shall ignore any LTR Messages received from the DUT.
- 20 11. The PTC shall issue a Configuration Write Request to clear the LTR Mechanism Enable bit of Function 0 of the DUT (bit 10 in the Device Control 2 register). During this step, the PTC shall ignore any LTR Messages received from the DUT.
- 25 12. For any LTR Message received in this test, the PTC shall check whether the Fmt field (bits [7:5] of the first byte of the message received) is 001b, the Type is 10100b (Bits [4:0] of the first byte), the TC field is 000b (bits [6:4] of the second byte), and the Message Code is 00010000b (eighth byte).
- 30 13. For any LTR Message received in this test, if a Requirement bit is Set in either the Snoop Latency or No-Snoop Latency field, then the PTC shall check whether the LatencyValue (bits [9:0]) and LatencyScale (bits [12:10]) fields associated with that Requirement bit are valid. (Values in these fields must not use reserved encodings and must be less than or equal to the corresponding Max Snoop Latency or Max No-Snoop Latency value that was written above.)
14. For any LTR Message received in this test, if a Requirement bit is Set in that LTR Message, then the PTC shall check whether that Requirement bit is Clear in a subsequent LTR Message.
- 35 15. If any check in steps ~~4010~~ through ~~4212~~ fails, the DUT fails the test. If all checks in steps ~~4010~~ through ~~4212~~ pass, and at least one LTR Message was received where at least one Requirement bit was ~~8~~set to 1, the DUT passes the test. Otherwise, the test is skipped (i.e., no LTR Messages were received or all LTR Messages had both Requirement bits Clear).
16. The PTC shall end the test.
17. Repeat the above steps for all supported data rates.

### 3.9.5 Test 62-30 Check if Upstream Port DUT has LTR Message Sent by a Multifunction Device

#### Test Introduction

This test is no longer part of this test specification.

## 3.10 Link Partner Enters and Exits Compliance Mode

These tests check that the DUT functions properly after the link partner initially enters compliance mode and then attempts to retrain/reset the link.

### 3.10.1 Test 63-10 Force the DUT into Compliance and Then Train it Out (Informational)

#### Test Introduction

The intent of this test ~~checks to verify~~ is to verify that the DUT is able to function correctly after the link partner initially ~~incorrectly~~ enters compliance mode and then attempts to retrain/reset the link. If a device is presented with a passive Z<sub>RX-DC</sub> termination, it thinks that there is a device at the other end and starts link training. It goes from Detect.Quiet to Detect.Active and onto Polling.Active. In Polling.Active, if it does not see any TS1s or TS2s from the other side and it times out the 24 ms timer and enters Polling.Compliance. This test aims at testing the exit behavior after a device has entered the compliance mode due to the above reasons, but then ~~returns back~~ returns to the normal link training sequence.

1. The PTC starts in Detect.Quiet and waits for 12 ms and then transitions to Detect.Active.

In Detect.Active the PTC performs receiver detection, and on detecting a receiver the PTC shall go to Electrical Idle on all its transmitter lanes. If it does not detect a receiver within 1 s, the test fails. The PTC shall make sure that it terminates all its RX lanes with 50Ω nominal resistance.

2. The PTC shall stay in electrical idle for 30 ms. This will ensure that the DUT will timeout the 24 ms timer in Polling.Active forcing it to transition to Polling.Compliance.

3. The PTC shall monitor the incoming data from the DUT. If the PTC starts seeing compliance pattern at 2.5 GT/s and -3.5 dB De-emphasis, it is an indication that the DUT has entered Polling.Compliance, (i.e., Compliance mode).

4. The PTC shall now enter Polling.Active. In Polling.Active state the PTC transmits TS1s with link and lane numbers set to PAD, Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 0. All data rates shall be advertised.

TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)

5. After seeing the TS1s transmitted by the PTC, the DUT should exit Polling.Compliance and enter Polling.Active at 2.5 GT/s and resume the training.

6. After transmitting 1024 TS1s if the PTC receives either a) ~~8-eight consecutive~~ TS2s (or their complement) with link and lane numbers set to PAD or b) ~~8-eight consecutive~~ TS1s (or their complement) with link and lane numbers set to PAD, the PTC transitions to Polling.Configuration. This proves that the DUT has successfully exited the compliance mode and resumed training. If not, the DUT fails the test.

TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)

7. The PTC shall end the test.

### 3.10.2 Test 63-20 The PTC Goes to Compliance and Lets the DUT Train the PTC Out of Compliance Mode (Informational)

#### Test Introduction

~~The intent of this test is to verify that when~~ the PTC ~~would go~~ to Polling.Compliance ~~and test whether~~ the DUT can train it out of Polling.Compliance and back to Polling.Active. This ~~is to~~ simulate a device ~~incorrectly~~ entering compliance mode ~~before the other side begins link training~~.

1. The PTC starts in Detect.Quiet and waits for 12 ms and then transitions to Detect.Active.
2. In Detect.Active PTC performs receiver detection, and on detecting a receiver the PTC shall go to electrical idle on all its transmitter lanes. If it does not detect a receiver within 1 s, the test fails. The PTC shall make sure that it terminates all its RX lanes with 50  $\Omega$  nominal resistance.
3. The PTC shall enter Polling.Compliance and start transmitting ~~C~~compliance ~~P~~pattern at 2.5 GT/s and -3.5 dB De-emphasis. This is to indicate to the DUT that PTC is in Polling.Compliance mode.
4. The PTC shall expect the DUT to now enter Polling.Active. In Polling.Active state the DUT transmits TS1s with link and lane numbers set to PAD, Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 0. The PTC shall keep monitoring for TS1. If the PTC does not receive any TS1s after ~~x~~50 ms the DUT fails the test.
5. After seeing the TS1s transmitted by the DUT, the PTC shall exit Polling.Compliance and enter Polling.Active at 2.5 GT/s and resume the training.
6. After transmitting 1024 TS1s if the PTC receives either a) 8 ~~consecutive~~ TS2s (or their complement) with link and lane numbers set to PAD or b) 8 ~~consecutive~~ TS1s (or their complement) with link and lane numbers set to PAD, the PTC transitions to Polling.Configuration. This proves that the DUT has successfully trained the PTC out of compliance mode and resumed training. If not, the DUT fails the test.  
TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
7. The PTC shall end the test.

**Commented [FN80]:** Clarification: Need to specify a value here. 48 ms is the standard timeout to Detect value.

### 3.11 SKP Processing ~~(Informative)~~

These tests check that the DUT is able to correctly process SKPs in a variety of legal formats. The test will check various SKP requirements in different states of the LTSSM, starting with training, L0 and Loopback.

The following SKP rules ~~will be~~are checked for compliance:

1. For 8b/10b encoding, when not in SRIS mode, a SKP OS shall be sent every 1180 to 1538 symbols.
2. For 8b/10b encoding, when in SRIS mode, a SKP OS shall be sent every 154 symbols.
3. For 8b/10b encoding, no SKP OS is sent in Compliance, when the Compliance SOS field (Link Control 2) is 0.
4. For 8b/10b encoding, SKP OS shall be sent in Compliance, when the Compliance SOS field (Link Control 2) is 1.
5. For 128b/130b encoding, no SKP OS is sent in Compliance (other than those specified within the Modified Compliance Pattern).
6. For 16.0 GT/s, in Loopback, a Control SKP OS shall not be sent.
7. In Loopback, the loopback slave can either add or subtract SKP symbols from the SKP OS transmitted by the loopback master.
8. Electrical Idle resets all the counters and timers for the SKP OS processing.
9. For 8b/10b encoding, one SKP OS to be transmitted after the last FTS in 8b/10b encoding.  
(Can we really test rules 4 and 5, i.e., can we force the DUT TX into L0s? We can take the RX into L0s.) (Check on ASPM, link in idle long enough to force into L0s.)
10. For 8b/10b encoding, no SKP OS to be transmitted before transmitting the first N\_FTS FTSs.
11. For 8b/10b encoding, SKP OS to be transmitted within idle symbol times.
12. For 128b/130b encoding, 8.0 GT/s, when not in SRIS mode, a SKP OS shall be sent every 370 SKP\_MIN\_BL to 375 SKP\_MAX\_BL blocks (i.e., every 5920 SKP\_MIN\_BL \* 16 symbols to 6000 SKP\_MAX\_BL \* 16 symbols) (determined by the SRIS\_MODE[data rate] parameter).
13. Values required in the last 4 fields of the SKP OS as described in the test description.
14. For 8.0 GT/s, when in SRIS mode, a SKP OS shall be sent every 38 blocks (i.e., every 608 symbols).
15. Values required in the last 4 fields of the SKP OS as described in the test description.
16. For 8.0 GT/s a Control SKP OS shall never be sent.
17. For 16.0 GT/s, when not in SRIS mode, a SKP OS or a Control SKP OS shall be sent every SKP\_MIN\_BL to SKP\_MAX\_BL blocks (i.e., every SKP\_MIN\_BL \* 16 symbols to SKP\_MAX\_BL \* 16 symbols).
- Values required in the last 4 fields of the SKP OS or Control SKP OS as described in the test description.

**Commented [FN81]:** ENH: SRIS ECN requirement.

**Commented [FN82]:** ENH: Gen2 requirement.

**Commented [FN83]:** ENH: Gen3 requirement.

**Commented [FN84]:** B40: new requirement.

**Commented [FN85]:** ENH: SRIS ECN requirement.

**Commented [FN86]:** ENH: SRIS ECN requirement.

**Commented [FN87]:** ENH: SRIS ECN requirement.

**Commented [FN88]:** ENH: SRIS ECN requirement.

**Commented [FN89]:** ENH: SRIS ECN requirement.

**Commented [FN90]:** ENH: SRIS ECN requirement.

**Commented [FN91]:** B40: new requirement.

**Commented [FN92]:** ENH: SRIS ECN requirement.

**Commented [FN93]:** ENH: SRIS ECN requirement.

**Commented [FN94]:** ENH: SRIS ECN requirement.

**Commented [FN95]:** ENH: SRIS ECN requirement.

**Commented [FN96]:** B40: new requirement.

5 18. For 16.0 GT/s, when in SRIS mode, a SKP OS or a Control SKP OS shall be sent every 38 blocks (i.e., every 608 symbols).  
Values required in the last 4 fields of the SKP OS or Control SKP OS as described in the test description.

**Commented [FN97]:** B40: new requirement.

10 19. For 16.0 GT/s, when transmitting a Data Stream, a SKP OS and a Control SKP OS shall be sent alternately.

**Commented [FN98]:** B40: new requirement.

9-20. In L0, SKP OS shall be preceded by a data block with an EDS packet when at 8.0 GT/s or higher.

40-21. Values required in the last 4 fields of the SKP OS as described in the test description.

15 22. In L0, Control SKP OS shall be preceded by a data block with an EDS packet when at 16.0 GT/s.

Values required in the last 4 fields of the Control SKP OS as described in the test description.

**Commented [FN99]:** B40: new requirement.

44-23. When transmitting Modified Compliance Pattern at 128b/130b encoding, the Error\_Status field is to be transmitted in the SKP OS.

Values required in the last 4 fields of the SKP OS as described in the test description.

20-24. For a multi-lane link:

a. Same length SKP OS should be transmitted simultaneously on all the lanes.

b. Same length Control SKP OS should be transmitted simultaneously on all the lanes.

**Commented [FN100]:** B40: new requirement.

b-c. When transmitting Modified Compliance Pattern at 128b/130b encoding, the Error\_Status field is to be transmitted in the SKP OS on a per lane basis.

25 d. Values required in the last 4 fields of the SKP OS or Control SKP OS as described in the test description.

**Commented [FN101]:** B40: new requirement.

PCI Express allows a link to operate with one of two clocking modes:

**Commented [FN102]:** ENH: SRIS ECN requirement.

1. Separate Reference clock with Independent Spread-spectrum (SRIS):

30 a. For 8b/10b encoding, a SKP OS shall be sent every 154 symbols (SKP\_MIN\_SY, SKP\_MAX\_SY).

b. For 8.0 GT/s, a SKP OS shall be sent every 38 blocks (SKP\_MIN\_BL, SKP\_MAX\_BL).

c. For 16.0 GT/s, alternate SKP OS or Control SKP OS shall be sent every 38 blocks (SKP\_MIN\_BL, SKP\_MAX\_BL).

35 2. Separate Reference clock with No Spread-spectrum (SRNS):

a. For 8b/10b encoding, a SKP OS shall be sent every 1180 symbols (SKP\_MIN\_SY) to 1538 symbols (SKP\_MAX\_SY).

b. For 8.0 GT/s, a SKP OS shall be sent every 370 blocks (SKP\_MIN\_BL) to 375 blocks (SKP\_MAX\_BL).

40 c. For 16.0 GT/s, alternate SKP OS or Control SKP OS shall be sent every 370 blocks (SKP\_MIN\_BL) to 375 blocks (SKP\_MAX\_BL).

The clock mode requirement of the DUT must be specified to the PTC via individual user selection buttons for each supported data rate called "SRIS Mode" that has two possible



settings: ON; OFF. The current setting of the “SRIS Mode” button for a specific data rate shall be reflected in the corresponding bit in the SRIS\_MODE[data rate] parameter (1 = ON = SRIS mode; 0 = OFF = SRNS mode), where [data rate] is one bit for each supported data rate (bit 0 = 2.5 GT/s, bit 1 = 5.0 GT/s, bit 2 = 8.0 GT/s, and bit 3 = 16.0 GT/s. Unless otherwise specified, the PTC shall always use the SRIS\_MODE[data rate] parameter to determine the transmission interval for SKPs and Control SKPs (per the rates listed above).

The generic SKP intervals used by the tests are summarized in the following table Table 1.

**Table 1. Generic SKP Intervals**

SRIS_MODE[3:0]	2.5 GT/s	5.0 GT/s	8.0 GT/s	16.0 GT/s
<u>xxx0b</u>	<u>SKP_MIN_SY = 1180</u> <u>SKP_MAX_SY = 1538</u>			
<u>xxx1b</u>	<u>SKP_MIN_SY = 154</u> <u>SKP_MAX_SY = 154</u>			
<u>xx0xb</u>		<u>SKP_MIN_SY = 1180</u> <u>SKP_MAX_SY = 1538</u>		
<u>xx1xb</u>		<u>SKP_MIN_SY = 154</u> <u>SKP_MAX_SY = 154</u>		
<u>X0xxb</u>			<u>SKP_MIN_BL = 370</u> <u>SKP_MAX_BL = 375</u>	
<u>x1xxb</u>			<u>SKP_MIN_BL = 38</u> <u>SKP_MAX_BL = 38</u>	
<u>0xxxb</u>				<u>SKP_MIN_BL = 370</u> <u>SKP_MAX_BL = 375</u>
<u>1xxxb</u>				<u>SKP_MIN_BL = 38</u> <u>SKP_MAX_BL = 38</u>

### 3.11.1 DUTs That Support One Clock

For DUTs that only support one clocking mode, the test suite must be run using the correct setting for the `SRIS_MODE[data rate]` parameter. For DUTs that operate in one clocking mode (e.g., `SRIS` mode), but which can also tolerate the other clocking mode (e.g., `SRNS` mode), it is recommended that the test suite be run twice, once with the `SRIS_MODE[data rate]` parameter set and once with it cleared, for those tolerant data rates. The individual test cases will not query the DUT's Lower SKP OS Reception Supported Speeds Vector field, to determine any such tolerance, nor will it program the Enable Lower SKP OS Generation Vector field.

Test 64-10 Loopback Behavior [\(Informational\)](#)

#### Test Introduction

The intent of this test is to verify SKP requirements once we train the DUT into Loopback through the `Configuration.Linkwidth.Start` sub-state. This [path/method](#) can be used to test the first 3 SKP rules 1, 6, 7, and 8 mentioned previously. This test is only performed with a link width of x1 on lane 0.

1. The PTC starts in `Detect.Quiet` and waits for 12 ms and then transitions to `Detect.Active`.
2. In `Detect.Active` PTC performs receiver detection, on detecting a receiver it transitions to `Polling.Active`, otherwise it shall go back to `Detect.Quiet`.
3. In `Polling.Active` the PTC transmits TS1s with link and lane numbers set to PAD, Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1. Only the highest speed that is to be used in Loopback shall be advertised in addition to 2.5 GT/s.
4. The PTC shall transmit TS1. After transmitting TS1s for 2 ms the PTC transitions to `Polling.Configuration`.
  - a. The PTC shall start a counter to count the number of TSs being transmitted. The counter starts with the transmission of the first symbol of the first TS being transmitted. The PTC shall transmit SKP OS every  $\frac{4180}{\text{SRIS\_MODE[*data rate*]} \times \text{SKP\_MIN\_SY}}$  symbols (determined by the `SRIS_MODE[data rate]` parameter).
  - b. The PTC shall keep monitoring for SKP OS. It shall expect a SKP OS after receiving  $\frac{73}{\text{SKP\_MIN\_SY} \times 16}$  TSs equivalent to  $\frac{4180}{\text{SKP\_MIN\_SY}}$  symbols (determined by the `SRIS_MODE[data rate]` parameter) and before receiving  $\frac{96}{\text{SKP\_MAX\_SY} \times 16}$  TSs equivalent to  $\frac{4538}{\text{SKP\_MAX\_SY}}$  symbols (determined by the `SRIS_MODE[data rate]` parameter). If the PTC does not receive any TSs within this time window, the DUT fails the test; else, the PTC shall reset the TS counter every time it receives the SKP OS and proceed to the next step.
5. In `Polling.Configuration` the PTC transmits TS2s with Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1 and link and lane numbers set to PAD. (write something to indicate that the SKP rules are still followed and that counter is not reset) The SKP requirements in the preceding step continue to be used.
6. The PTC transitions to `Configuration.Linkwidth.Start` TS2s after 10 ms.

Commented [FN103]: ENH: SRIS ECN requirement.

Commented [FN104]: ENH: SRIS ECN requirement.

Commented [FN105]: ENH: SRIS ECN requirement.

Commented [FN106]: ENH: SRIS ECN requirement.

Commented [FN107]: ENH: SRIS ECN requirement.

Commented [FN108]: ENH: SRIS ECN requirement.

Commented [FN109]: ENH: SRIS ECN requirement.

Commented [FN110]: ENH: SRIS ECN requirement.

- 5 7. From Configuration.Linkwidth.Start the PTC enters Loopback.Entry and transmits TS1s (Configuration.Linkwidth.Start is just a bypass state). PTC is the loopback master and the DUT is the loopback slave.
8. If the current speed of operation is not the highest common speed then PTC shall transmit 16 TS1s with Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, Loopback bit set to 1, and Selectable De-emphasis bit set to the desired value.
- 10 9. The PTC shall transmit an EIOS and go to electrical idle for 1 ms. The PTC shall change the speed of operation to the highest common speed during this 1 ms. The PTC shall reset its counters for tracking the SKP OS.
10. After coming out of electrical idle, PTC transmits TS1s with Compliance Receive bit set to 0, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 1, at the new data rate. For 2.5 GT/s and 5.0 GT/s, 8b/10b encoding is used and for 8.0 GT/s or higher, 128b/130b encoding is used. If 8.0 GT/s or higher is going to be the speed of operation during Loopback, the PTC shall transmit the desired DUT Transmitter Preset using the EQ TS1.
- 15 After coming out of electrical idle, the PTC shall be tolerant to any SKP OS that might come any time before 4538 SKP\_MAX\_SY symbols (determined by the SRIS\_MODE[data rate] parameter) from the last SKP OS. This is because the transmitters are not required, but only encouraged to reset their SKP processing counters during electrical idle.
- 20 11. When the PTC sees identical TS1s being transmitted by the DUT, the DUT is in Loopback.Active.
- 25 12. The PTC starts transmitting Modified Compliance Pattern. The PTC sends SKP ordered sets OSs every 4180 SKP\_MIN\_SY bytes of data (determined by the SRIS\_MODE[data rate] parameter) if at 2.5 or 5.0 GT/s or after every 370 SKP\_MIN\_BLK blocks (determined by the SRIS\_MODE[data rate] parameter) if at 8.0 GT/s. The PTC shall monitor the incoming data and make sure it is the same as was transmitted with the exception for SKP OS. The DUT can either add or subtract SKP symbols, but cannot substitute a Control SKP OS. If the received SKP OS are not of the below mentioned lengths, the DUT fails the test:
- 30 a. In the case of 8b/10b encoding, the received SKP OS must have 2, 3, or 4 SKP symbols (K28.0).
- b. In the case of 128b/130b encoding, the received SKP OS must be 8, 12, 16, 20, or 24 symbols (AAh) long.
- 35 13. The above test is to be repeated for the PTC SKP scheduling interval of 4180 SKP\_MIN\_SY bytes, 4359 ((SKP\_MIN\_SY + SKP\_MAX\_SY)/2) bytes, and 4538 SKP\_MAX\_SY bytes respectively (determined by the SRIS\_MODE[data rate] parameter).
14. The above entire test is to be repeated for all supported data rates.

Commented [FN111]: B40: Add 16.0 GT/s.

Commented [FN112]: B40: Add 16.0 GT/s.

Commented [FN113]: ENH: SRIS ECN requirement.

Commented [FN114]: ENH: SRIS ECN requirement.

Commented [FN115]: ENH: SRIS ECN requirement.

Commented [FN116]: ENH: SRIS ECN requirement.

Commented [FN117]: ENH: SRIS ECN requirement.

Commented [FN118]: ENH: SRIS ECN requirement.

Commented [FN119]: B40: New requirement.

Commented [FN120]: ENH: SRIS ECN requirement.

Commented [FN121]: ENH: SRIS ECN requirement.

Commented [FN122]: ENH: SRIS ECN requirement.

Commented [FN123]: ENH: SRIS ECN requirement.

### 3.11.13.11.2 Test 64-20 L0 for 2.5 GT/s and 5.0 GT/s (Informational)

#### Test Introduction

The intent of this test is to verify SKP requirements once we train the DUT into L0. This test checks how the SKPs are processed during normal operation.

1. Perform the steps given in Section A.2.2 indicated to reach L0 at 2.5 GT/s the data rate being tested. The PTC shall set 255 as the N\_FTS value in the TSx ordered sets. PTC shall note the N\_FTS value advertised by the DUT. The PTC shall keep transmitting SKP OS every 4480 SKP\_MIN\_SY symbols being transmitted (determined by the SRIS\_MODE[data rate] parameter).
  - a. If performing the test for 2.5 GT/s, follow the steps in Section A.2.2 to reach L0 at 2.5 GT/s. Then perform the steps to reach DL\_Up.
  - b. If performing the test for 5.0 GT/s, follow the steps in Section A.2.3 to reach L0 at 5.0 GT/s. Then perform the steps to reach DL\_Up.
2. The PTC shall transition to L0. The PTC shall now keep transmitting logical idle symbols 0x00 as per the framing rules required in L0.
3. The PTC shall keep monitoring for SKP OS. If it does not receive SKP OS within 4480 SKP\_MIN\_SY and 4538 SKP\_MAX\_SY symbols (determined by the SRIS\_MODE[data rate] parameter) from the last received SKP OS, the DUT fails the test. After the PTC receives the SKP OS during logical idle, the test is complete.
4. Repeat the above test for PTC SKP scheduling intervals of 4480 SKP\_MIN\_SY, 4359 ((SKP\_MIN\_SY + SKP\_MAX\_SY)/2), and 4538 SKP\_MAX\_SY symbols (determined by the SRIS\_MODE[data rate] parameter).
5. Repeat the above entire test for both 2.5 GT/s and 5.0 GT/s.

**Commented [FN124]:** ENH: SRIS ECN requirement.

**Commented [FN125]:** ENH: SRIS ECN requirement.

**Commented [FN126]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN127]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN128]:** ENH: SRIS ECN requirement.

**Commented [FN129]:** ENH: SRIS ECN requirement.

**Commented [FN130]:** ENH: SRIS ECN requirement.

**Commented [FN131]:** ENH: SRIS ECN requirement.

**Commented [FN132]:** ENH: SRIS ECN requirement.

**Commented [FN133]:** ENH: SRIS ECN requirement.

**Commented [FN134]:** ENH: SRIS ECN requirement.

### 3.11.23.11.3 Test 64-30 L0s Behavior for 2.5 GT/s and 5.0 GT/s (Informational)

#### Test Introduction

The intent of this test is to verify SKP requirements once we train the DUT into L0 substate, do a Config Write to the DUT's Link Control register, and then enter L0s. The test is only performed if a Retimer is not present (RETIMER\_PRESENT\_FLAG is 0).

1. Perform steps given in Section A.2.2 indicated to reach L0 at 2.5 GT/s the data rate being tested. The PTC shall set 255 as the N\_FTS value in the TSx ordered sets. PTC shall note the N\_FTS value advertised by the DUT.
  - a. If performing the test for 2.5 GT/s, follow the steps in Section A.2.2 to reach L0 at 2.5 GT/s. Then perform the steps to reach DL\_Up.
  - b. If performing the test for 5.0 GT/s, follow the steps in Section A.2.3 to reach L0 at 5.0 GT/s. Then perform the steps to reach DL\_Up.

**Commented [FN135]:** B40: Must not enable L0s, if a Retimer is present on the link.

**Commented [FN136]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN137]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

2. The PTC shall ~~not~~ do a Config Write Request to the DUT's Link Control register to set the Extended Synch bit. After the PTC receives the Config Write Completion from the DUT it shall go to ~~the next step~~ ~~3~~.
3. The PTC shall send a single EIOS ~~in order~~ to make the DUT receiver to transition to L0s. The PTC transmitter shall transition to Tx\_L0s.Entry.
4. The PTC shall transmit 1 EIOS if the test speed is 2.5 GT/s or 2 EIOS if the test speed is 5.0 GT/s and go to electrical idle. It shall transition to Tx\_L0s.FTS after T<sub>TX-IDLE-MIN</sub> timeout (20 ns).
5. The PTC shall transmit 1 FTS if at 2.5 GT/s or four EIE symbols if at 5.0 GT/s before transmitting N\_FTS FTSs advertised by the DUT.
6. The PTC shall keep monitoring for SKP OS. If it received SKP OS before receiving 255 FTSs, the DUT fails the tests.
7. The PTC shall transmit a single SKP OS after the N\_FTS FTSs plus, any additional SKP OS due as per the clock compensation requirements.
8. The PTC shall monitor for a single SKP OS plus additional due SKP OS from the DUT after the PTC has received the N\_FTS FTSs. If ~~4538~~ ~~SKP\_MAX\_SY~~ symbols ~~(determined by the~~ ~~SRIS\_MODE[data rate] parameter)~~ have been received since the last SKP OS, and if the PTC does not receive 2 SKP OS at the end of N\_FTS FTSs, then the DUT fails the test. If less than ~~4480~~ ~~SKP\_MIN\_SY~~ symbols ~~(determined by the~~ ~~SRIS\_MODE[data rate] parameter)~~ have been received since the last SKP OS and PTC receives 2 SKP OSs after the N\_FTS FTSs, then the DUT fails the test.
9. In the case where the Extended Sync bit is set ~~to 1~~, the DUT might transmit 4096 FTSs. In this case, the PTC shall check for SKP OS as per the normal clock compensation requirements. ~~Still, however, there should must not be any SKP OS interrupting the first N\_FTS FTSs. (Split into two tests, with and without the extended synch bit.)~~
10. Repeat the above test for PTC SKP scheduling intervals of ~~4480~~ ~~SKP\_MIN\_SY~~, ~~4359~~ ~~((SKP\_MIN\_SY + SKP\_MAX\_SY)/2)~~, and ~~4538~~ ~~SKP\_MAX\_SY~~ symbols ~~(determined by the~~ ~~SRIS\_MODE[data rate] parameter)~~.
11. Repeat the above test with and without setting the Extended Synch bit.
12. Repeat the ~~above entire~~ test for both 2.5 GT/s and 5.0 GT/s.

**Commented [FN138]:** ENH: SRIS ECN requirement.

**Commented [FN139]:** ENH: SRIS ECN requirement.

**Commented [FN140]:** ENH: SRIS ECN requirement.

**Commented [FN141]:** ENH: SRIS ECN requirement.

**Commented [FN142]:** ENH: SRIS ECN requirement.

**Commented [FN143]:** ENH: SRIS ECN requirement.

**Commented [FN144]:** ENH: SRIS ECN requirement.

**Commented [FN145]:** ENH: SRIS ECN requirement.

**Commented [FN146]:** TBD: Should this test be split into two separate tests?

### 3.11.33.11.4 Test 64-40 L0 Behavior for 8.0 GT/s and 16.0 GT/s (Informational)

#### Test Introduction

The intent of this test is to verify SKP requirements. This test checks SKP rule ~~number 812~~. This test is only applicable at 8.0 GT/s or higher.

#### 3.11.3.13.11.4.1 DUT is a Motherboard or a Downstream Port of a Switch

1. Perform steps given in Section A.2.2.1 to reach Recovery at 2.5 GT/s.

2.13. Perform the steps given in Section A.2.4.1 indicated to reach L0 at 8.0 GT/s the data rate being tested.

a. If performing the test for 8.0 GT/s, follow the steps in Section A.2.4.1 to reach L0 at 8.0 GT/s. Then perform the steps to reach DL\_Up.

b. If performing the test for 16.0 GT/s, follow the steps in Section A.2.5.1 to reach L0 at 16.0 GT/s. Then perform the steps to reach DL\_Up.

3.14. The PTC shall check to see if it receives an EDS token before it receives the first SKP OS. ~~or Control SKP OS if at 16.0 GT/s~~. If more than one SKP OS ~~or Control SKP OS if at 16.0 GT/s~~ are expected, the PTC shall check to see if it receives a data block with EDS before each SKP OS ~~or Control SKP OS if at 16.0 GT/s~~. If not, the DUT fails the test. If the received SKP OS ~~or Control SKP OS if at 16.0 GT/s~~ does not match the description given below provided the DUT fails the test. The LFSR value received should match the LFSR value of the PTC's receiver. If not, the DUT fails the test. The Data Parity bit received in the SKP OS ~~or Control SKP OS if at 16.0 GT/s~~ should also match the Data Parity bit calculated by the PTC from the incoming data. If not, the DUT fails the test.

a. The received SKP OS should match the following:

i. Symbols 0 through  $(4*N - 1) = AAh$ ;  $N = 1, 2, 3, 4, 5$

ii. Symbol  $4*N = E1h$  (SKP\_END) symbol

iii.  $4*N + 1$  = If prior block was data block

Bit[7] = Data Parity

Bit[6:0] = LFSR[22:16]

Else

Bit[7] =  $\sim$ LFSR[22]

Bit[6:0] = LFSR[22:16]

iv.  $4*N + 2 =$  LFSR[15:8]

v.  $4*N + 3 =$  LFSR[7:0]

b. The received Control SKP OS (at 16.0 GT/s) should match the following:

i. Symbols 0 through  $(4*N - 1) = AAh$ ;  $N = 1, 2, 3, 4, 5$

ii. Symbol  $4*N = 78h$  (SKP\_END\_CTL) symbol

iii.  $4*N + 1$

Bit[7] = Data Parity

Bit[6] = First Retimer Data Parity

Commented [FN147]: B40: Add 16.0 GT/s.

Commented [FN148]: Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

Commented [FN149]: B40: Add 16.0 GT/s.

Commented [FN150]: Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

Commented [FN151]: B40: New requirement.

Commented [FN152]: B40: New requirement.

Commented [FN153]: B40: New requirement.

Commented [FN154]: B40: New requirement.

Commented [FN155]: B40: New requirement.

Commented [FN156]: B40: New requirement.

5      Bit[5] = Second Retimer Data Parity  
         Bit[4:0] = Margin CRC[4:0]

- iv.  $4*N + 2$
- Bit[7] = Margin Parity
  - Bit[6] = Usage Model
  - Bit[5:3] = Margin Type
  - Bit[2:0] = Receiver Number
- v.  $4*N + 3$
- Bit[7:0] = Margin Payload
15. The PTC shall keep transmitting idle symbols. The PTC shall keep transmitting SKP OS (alternating with Control SKP OS if at 16.0 GT/s) every  $370 \text{ SKP\_MIN\_BI}$  blocks to  $375 \text{ SKP\_MAX\_BI}$  blocks (determined by the SRIS\_MODE[data rate] parameter), incrementing the interval by 1 block every time the SKP OS (or Control SKP OS if at 16.0 GT/s) is due. Once the interval is  $375 \text{ SKP\_MAX\_BI}$  blocks (determined by the SRIS\_MODE[data rate] parameter), the next SKP OS (or Control SKP OS if at 16.0 GT/s) shall be due after  $370 \text{ SKP\_MIN\_BI}$  blocks (determined by the SRIS\_MODE[data rate] parameter). The PTC shall maintain an even data parity bit of all payload of all the data blocks it has transmitted since the last SDS or SKP OS (or Control SKP OS if at 16.0 GT/s), whichever was the latest. ~~The transmitted SKP OS shall be (fixed interval for entire test, or variable interval in the same test?).~~
5. The transmitted SKP shall match the following
6. Symbols 0 through  $(4*N - 1) = \text{AAh}$ ;  $N = 1, 2, 3, 4, 5$
7. Symbol  $4*N = \text{E1h}$  (SKP\_END) symbol.
8.  $4*N + 1 =$  If prior block was data block  
     Bit[7] = Data Parity  
     Else  
     Bit[7] =  $\sim \text{LFSR}[22]$   
     Bit[6:0] =  $\text{LFSR}[22:16]$
9.  $4*N + 2 = \text{LFSR}[15:8]$
10.  $4*N + 3 = \text{LFSR}[7:0]$
16. The PTC shall keep monitoring for SKP OS (or Control SKP OS if at 16.0 GT/s) every  $370 \text{ SKP\_MIN\_BI}$  blocks to  $375 \text{ SKP\_MAX\_BI}$  blocks (determined by the SRIS\_MODE[data rate] parameter) from the last SKP OS (or Control SKP OS if at 16.0 GT/s) received. If not, the DUT fails the test. If the received SKP OS (or Control SKP OS if at 16.0 GT/s) does not match the description given below provided in step 2, the DUT fails the test.
17. The PTC shall end the test.
18. Repeat the entire test for both 8.0 GT/s and 16.0 GT/s.

Commented [FN157]: B40: New requirement.

Commented [FN158]: ENH: SRIS ECN requirement.

Commented [FN159]: ENH: SRIS ECN requirement.

Commented [FN160]: ENH: SRIS ECN requirement.

Commented [FN161]: B40: New requirement.

Commented [FN162]: ENH: SRIS ECN requirement.

Commented [FN163]: ENH: SRIS ECN requirement.

Commented [FN164]: B40: New requirement.

Commented [FN165]: ENH: SRIS ECN requirement.

Commented [FN166]: ENH: SRIS ECN requirement.

Commented [FN167]: B40: New requirement.

Commented [FN168]: B40: New requirement.

Commented [FN169]: ENH: SRIS ECN requirement.

Commented [FN170]: ENH: SRIS ECN requirement.

Commented [FN171]: ENH: SRIS ECN requirement.

Commented [FN172]: B40: New requirement.

Commented [FN173]: B40: New requirement.

### 3.11.3.23.11.4.2 DUT is an Add-in Card or an Upstream Port of a Switch

1. Perform steps given in Section A.2.2.1 to reach Recovery at 2.5 GT/s.
19. Perform the steps given in Section A.2.4.2 indicated to reach L0 at 8.0 GT/s the data rate being tested.



- a. If performing the test for 8.0 GT/s, follow the steps in Section A.2.4.2 to reach L0 at 8.0 GT/s. Then perform the steps to reach DL\_Up.
- b. If performing the test for 16.0 GT/s, follow the steps in Section A.2.5.2 to reach L0 at 16.0 GT/s. Then perform the steps to reach DL\_Up.

**Commented [FN174]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN175]:** B40: Add 16.0 GT/s.

**Commented [FN176]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN177]:** B40: New requirement.

**Commented [FN178]:** B40: New requirement.

**Commented [FN179]:** B40: New requirement.

**Commented [FN180]:** B40: New requirement.

3.20. The PTC shall check to see if it receives an EDS token immediately before it receives the first SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~. If more than one SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~ are expected, the PTC shall check to see if it receives a data block with EDS immediately before each SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~. If not, the DUT fails the test. If the received SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~ does not match the description ~~given below~~ provided the DUT fails the test. The LFSR value received should match the LFSR value of the PTC's receiver. If not, the DUT fails the test. The Data Parity bit received in the SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~ should also match the Data Parity bit calculated by the PTC from the incoming data. If not, the DUT fails the test.

**Commented [FN181]:** B40: New requirement.

- a. The received SKP OS should match the following:
- i. Symbols 0 through  $(4*N - 1) = AAh$ ;  $N = 1, 2, 3, 4, 5$
  - ii. Symbol  $4*N = E1h$  (SKP\_END) symbol:
  - iii.  $4*N + 1 =$  If prior block was data block
    - Bit[7] = Data Parity
    - Bit[6:0] = LFSR[22:16]
    - Else
      - Bit[7] =  $\sim$ LFSR[22]
      - Bit[6:0] = LFSR[22:16]
  - iv.  $4*N + 2 =$  LFSR[15:8]
  - v.  $4*N + 3 =$  LFSR[7:0]

b. The received Control SKP OS should match the following:

**Commented [FN182]:** B40: New requirement.

- i. Symbols 0 through  $(4*N - 1) = AAh$ ;  $N = 1, 2, 3, 4, 5$
- ii. Symbol  $4*N = 78h$  (SKP\_END\_CTL) symbol
  - $4*N + 1$ 
    - Bit[7] = Data Parity
  - iii.
    - Bit[6] = First Retimer Data Parity
    - Bit[5] = Second Retimer Data Parity
    - Bit[4:0] = Margin CRC[4:0]
    - $4*N + 2$ 
      - Bit[7] = Margin Parity
      - Bit[6] = Usage Mode
      - Bit[5:3] = Margin Type
    - iv.
      - Bit[2:0] = Receiver Number
    - v.  $4*N + 3$

5 ~~vi.~~ Bit[7:0] = Margin Payload

4-21. The PTC shall keep transmitting idle data. The PTC shall keep transmitting SKP OS ~~(alternating with Control SKP OS if at 16.0 GT/s)~~ every ~~370~~SKP\_MIN\_BI blocks to ~~375~~SKP\_MAX\_BI blocks ~~(determined by the SRIS\_MODE[data rate] parameter)~~, incrementing the interval by 1 block every time the SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~ is due. The PTC shall maintain an even data parity bit of all payload of all the data blocks it has transmitted since the last SDS or SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~, whichever was the latest. The transmitted SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~ shall be:

5. The received SKP should match the following

6. Symbols 0 through  $(4*N - 1) = AAh$ ;  $N = 1, 2, 3, 4, 5$

7. Symbol  $4*N = E1h$  (SKP\_END) symbol.

8.  $4*N + 1 =$  If prior block was data block

— Bit[7] = Data Parity

— Bit[6:0] = LFSR[22:16]

Else

— Bit[7] =  $\sim$ LFSR[22]

— Bit[6:0] = LFSR[22:16]

9.  $4*N + 2 =$  LFSR[15:8]

10.  $4*N + 3 =$  LFSR[7:0]

4-22. The PTC shall keep monitoring for SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~ every ~~370~~SKP\_MAX\_BI blocks to ~~375~~SKP\_MAX\_BI blocks ~~(determined by the SRIS\_MODE[data rate] parameter)~~ from the last SKP OS received. If not, the DUT fails the test. If the received SKP OS ~~(or Control SKP OS if at 16.0 GT/s)~~ does not match the description ~~given below~~ provided in step 2, the DUT fails the test.

4-23. The PTC shall end the test.

30 24. Repeat the ~~entire test for both 8.0 GT/s and 16.0 GT/s.~~

Commented [FN183]: B40: New requirement.

Commented [FN184]: ENH: SRIS ECN requirement.

Commented [FN185]: ENH: SRIS ECN requirement.

Commented [FN186]: ENH: SRIS ECN requirement.

Commented [FN187]: B40: New requirement.

Commented [FN188]: B40: New requirement.

Commented [FN189]: B40: New requirement.

Commented [FN190]: B40: New requirement.

Commented [FN191]: ENH: SRIS ECN requirement.

Commented [FN192]: ENH: SRIS ECN requirement.

Commented [FN193]: ENH: SRIS ECN requirement.

Commented [FN194]: B40: New requirement.

Commented [FN195]: TBD: Should this test be split into two separate tests?

### 3.11.5 Test 64-52 Modified Compliance Pattern at 5.0 GT/s Behavior (Informational)

#### Test Introduction

The intent of this test is to verify SKP requirements when transmitting Modified Compliance Pattern at 5.0 GT/s. This test only applies to a DUT supporting 5.0 GT/s.

1. The PTC starts in Detect.Quiet and waits for 12 ms and then transitions to Detect.Active.

2. In Detect.Active PTC performs receiver detection, and on detecting a receiver it transitions to Polling.Active. On the absence of a receiver it goes back to the Detect.Quiet state.

3. In Polling.Active state the PTC transmits TS1s with link and lane numbers set to PAD, the Compliance Receive bit (symbol 5 bit 4) set to 1, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 0. All data rates up to and including 5.0 GT/s shall be advertised. The PTC shall transmit the de-emphasis setting it wants the DUT to use in compliance, in the

Commented [FN196]: ENH: New tests to check for 5.0 GT/s behaviour. (Note: Support for Compliance Receive at 2.5 GT/s is optional, so is not tested.)

Commented [FN197]: ENH: Limit this to prevent going to 8.0 GT/s.

Selectable De-emphasis bit (symbol 4 bit 6) of the TS1s. The PTC shall keep transmitting SKP OS every  $\lceil (\text{SKP\_MIN\_SY} + \text{SKP\_MAX\_SY}) / 2 \rceil$  symbols (determined by the SRIS\\_MODE[data rate] parameter), with the count starting with the first symbol of the first TS1 being transmitted.

**Commented [FN198]:** ENH: SRIS ECN requirement.

**Commented [FN199]:** ENH: SRIS ECN requirement.

4. If PTC has received 8 consecutive TS1s (or their complement) with link and lane numbers set to PAD, Compliance Receive bit set to 1, Loopback bit set to 0, and data rate identifiers that include 5.0 GT/s, then after 24 ms timeout the PTC transitions to Polling.Compliance. If the PTC does not see these specified 8 consecutive TS1s within the 24 ms timeout, the PTC stops the test and the DUT fails.

5. The PTC shall send 1 EIOS and enter electrical idle. It shall switch to 5.0 GT/s within 1 ms. On coming out of electrical idle, it shall start transmitting Modified Compliance Pattern using the selectable de-emphasis settings that were requested by the DUT.

6. The PTC shall keep monitoring for modified compliance pattern. Once it gets a pattern lock the PTC shall initialize an 8-bit Error Status register to 00h. Bit number 8 is used as a pattern lock indicator. It shall be set once the PTC acquires pattern lock on the incoming modified compliance pattern. Anytime there is a mismatch between incoming data payload in the modified compliance pattern which is supposed to be scrambled 00h, the Error Status shall be increment by 1. The Error Status saturates at 127. The PTC shall keep transmitting SKP OS every  $\lceil \text{SKP\_MIN\_SY} \rceil$  symbols to  $\lceil \text{SKP\_MAX\_SY} \rceil$  symbols (determined by the SRIS\\_MODE[data rate] parameter), incrementing the interval by one symbol every time the SKP OS is due.

**Commented [FN200]:** ENH: SRIS ECN requirement.

**Commented [FN201]:** ENH: SRIS ECN requirement.

**Commented [FN202]:** ENH: SRIS ECN requirement.

7. The PTC shall keep monitoring for incoming SKP OS. If the PTC does not receive any SKP OS within  $\lceil \text{SKP\_MIN\_SY} \rceil$  symbols to  $\lceil \text{SKP\_MAX\_SY} \rceil$  symbols (determined by the SRIS\\_MODE[data rate] parameter) from the previous SKP OS, the DUT fails the test.

**Commented [FN203]:** ENH: SRIS ECN requirement.

**Commented [FN204]:** ENH: SRIS ECN requirement.

**Commented [FN205]:** ENH: SRIS ECN requirement.

8. The PTC shall insert errors in the Modified Compliance Pattern by transmitting a 01h instead of 00h. If the PTC does not see an increase in the Error Status in the next received modified compliance pattern, indicating the exact number of times the PTC transmitted 01h, the DUT fails the test. Else the DUT passes the test.

9. The PTC shall end the test.

### 3.11.43.11.6 Test 64-50 Modified Compliance Pattern at 8.0 GT/s Behavior (Informational)

#### Test Introduction

~~This test only applies to 8.0 GT/s. The intent of this test checks the behavior of SKP processing by the DUTs to verify SKP requirements when transmitting Modified Compliance Pattern at 8.0 GT/s. This test only applies to a DUT supporting 8.0 GT/s.~~

1. The PTC starts in Detect.Quiet and waits for 12 ms and then transitions to Detect.Active.
2. In Detect.Active PTC performs receiver detection, and on detecting a receiver it transitions to Polling.Active. On the absence of a receiver it goes back to the Detect.Quiet state.
3. In Polling.Active state the PTC transmits TS1s with link and lane numbers set to PAD, the Compliance Receive bit (symbol 5 bit 4) set to 01, Hot Reset bit set to 0, Disable Link bit set to

**Commented [FN206]:** WVR30: Compliance Receive bit must be sent in TS1.

- 0, and Loopback bit set to 0. All data rates up to and including 8.0 GT/s shall be advertised. The PTC shall transmit the Transmitter Preset it wants the DUT to use in compliance, in the symbol 6 (bits 6:3) of the TS1s. The PTC shall keep transmitting SKP OS every 1359  $((\text{SKP\_MIN\_SY} + \text{SKP\_MAX\_SY})/2)$  symbols (determined by the SRIS\\_MODE[data rate] parameter), with the count starting with the first symbol of the first TS1 being transmitted.
4. ~~After transmitting 1024 TS1s and receiving either a) 8 TS2s (or their complement) with link and lane numbers set to PAD or b) If PTC has received 8 consecutive TS1s (or their complement) with link and lane numbers set to PAD, Compliance Receive bit set to 1, Loopback bit set to 0, and data rate identifiers that include 8.0 GT/s, then after 24 ms timeout the PTC transitions to Polling Configuration Polling Compliance. If the PTC does not see these specified 8 consecutive TS1s within the 24 ms timeout, the PTC stops the test and the DUT fails.~~
- ~~5. In Polling Configuration the PTC transmits TS2s with Hot Reset bit set to 0, Disable Link bit set to 0, Loopback bit set to 0, and link and lane numbers set to PAD. The Compliance Receive bit (symbol 5 bit 4) shall be set to 1. The PTC shall transmit the Transmitter Preset it wants the DUT to use in compliance, in the symbol 6 (bits 6:3) of the TS1s. The PTC transitions to Polling Compliance after 24 ms timeout.~~
- 6.5. The PTC shall send 1 EIOS and enter electrical idle. It shall switch to 8.0 GT/s within 1 ms. On coming out of electrical idle, it shall start transmitting Modified Compliance Pattern using the transmitter preset settings if they were requested by the DUT, else it can start with its own default preset.
- 7.6. The PTC shall keep monitoring for modified compliance pattern. Once it gets a pattern lock the PTC shall initialize an 8-bit Error\_Status register to 00h. Bit number 8 is used as a pattern lock indicator. It shall be set once the PTC acquires pattern lock on the incoming modified compliance pattern. Anytime ~~the~~ there is a mismatch between incoming data payload in the ~~Modified Compliance Pattern~~ which is supposed to be scrambled 00h, the Error\_Status shall be increment by 1. The Error\_Status saturates at 127. The PTC shall keep transmitting SKP OS every 370  $\text{SKP\_MIN\_BI}$  blocks to 375  $\text{SKP\_MAX\_BI}$  blocks (determined by the SRIS\\_MODE[data rate] parameter), incrementing the interval by one block every time the SKP OS is due.
- a. The transmitted SKP OS should match the following:
- Symbols 0 through  $(4*N - 1) = \text{AAh}$ ;  $N = 1, 2, 3, 4, 5$
  - Symbol  $4*N = \text{E1h}$  (SKP\_END) symbol
  - $4*N + 1 = \text{AAh}$
  - $4*N + 2 = \text{Error\_Status}$
  - $4*N + 3 = \sim \text{Error\_Status}$
- 8.7. The PTC shall keep monitoring for incoming SKP OS. If the PTC does not receive any SKP OS within 370  $\text{SKP\_MIN\_BI}$  blocks to 375  $\text{SKP\_MAX\_BI}$  blocks (determined by the SRIS\\_MODE[data rate] parameter) from the previous SKP OS, the DUT fails the test.
- a. The received SKP OS should match the following:
- Symbols 0 through  $(4*N - 1) = \text{AAh}$ ;  $N = 1, 2, 3, 4, 5$
  - Symbol  $4*N = \text{E1h}$  (SKP\_END) symbol
  - $4*N + 1 = \text{AAh}$
  - $4*N + 2 = \text{Error\_Status}$

**Commented [FN207]:** B40: Limit this to prevent going to 16.0 GT/s.

**Commented [FN208]:** ENH: SRIS ECN requirement.

**Commented [FN209]:** ENH: SRIS ECN requirement.

**Commented [FN210]:** ENH: SRIS ECN requirement.

**Commented [FN211]:** ENH: SRIS ECN requirement.

**Commented [FN212]:** ENH: SRIS ECN requirement.

**Commented [FN213]:** ENH: SRIS ECN requirement.

**Commented [FN214]:** ENH: SRIS ECN requirement.

**Commented [FN215]:** ENH: SRIS ECN requirement.

v.  $4*N + 3 = \sim Error\_Status$

8. The PTC shall insert errors in the ~~M~~modified ~~C~~compliance ~~P~~pattern by transmitting a 01h instead of 00h. If the PTC does not see an increase in the Error\_Status in the next SKP OS, indicating the exact number of times the PTC transmitted 01h, the DUT fails the test. Else the DUT passes the test.

9. The PTC shall end the test.

### 3.11.7 Test 64-51 Modified Compliance Pattern at 16.0 GT/s Behavior (Informational)

#### Test Introduction

The intent of this test is to verify SKP requirements when transmitting Modified Compliance Pattern at 16.0 GT/s. This test only applies to a DUT supporting 16.0 GT/s.

1. The PTC starts in Detect.Quiet and waits for 12 ms and then transitions to Detect.Active.
2. In Detect.Active PTC performs receiver detection, and on detecting a receiver it transitions to Polling.Active. On the absence of a receiver it goes back to the Detect.Quiet state.
3. In Polling.Active state the PTC transmits TS1s with link and lane numbers set to PAD, the Compliance Receive bit (symbol 5 bit 4) set to 1, Hot Reset bit set to 0, Disable Link bit set to 0, and Loopback bit set to 0. All data rates up to and including 16.0 GT/s shall be advertised. The PTC shall transmit the Transmitter Preset it wants the DUT to use in compliance, in the symbol 6 (bits 6:3) of the TS1s. The PTC shall keep transmitting SKP OS every  $\lceil (SKP\_MIN\_SY + SKP\_MAX\_SY)/2 \rceil$  symbols (determined by the SRIS\_MODE[data rate] parameter), with the count starting with the first symbol of the first TS1 being transmitted.
4. If PTC has received 8 consecutive TS1s (or their complement) with link and lane numbers set to PAD, Compliance Receive bit set to 1, Loopback bit set to 0, and data rate identifiers that include 8.0 GT/s, then after 24 ms timeout the PTC transitions to Polling.Compliance. If the PTC does not see these specified 8 consecutive TS1s within the 24 ms timeout, the PTC stops the test and the DUT fails.
5. The PTC shall send 1 EIOS and enter electrical idle. It shall switch to 16.0 GT/s within 1 ms. On coming out of electrical idle, it shall start transmitting Modified Compliance Pattern using the transmitter preset settings if they were requested by the DUT, else it can start with its own default preset.
6. The PTC shall keep monitoring for modified compliance pattern. Once it gets a pattern lock the PTC shall initialize an 8-bit Error\_Status register to 00h. Bit number 8 is used as a pattern lock indicator. It shall be set once the PTC acquires pattern lock on the incoming modified compliance pattern. Anytime there is a mismatch between incoming data payload in the modified compliance pattern which is supposed to be scrambled 00h, the Error\_Status shall be increment by 1. The Error\_Status saturates at 127. The PTC shall keep transmitting SKP OS every  $\lceil SKP\_MIN\_BL \rceil$  blocks to  $\lceil SKP\_MAX\_BL \rceil$  blocks, incrementing the interval by one block every time the SKP OS is due.
  - a. The transmitted SKP OS should match the following:
    - i. Symbols 0 through  $(4*N - 1) = AAh$ ;  $N = 1, 2, 3, 4, 5$

Commented [FN216]: B40: New test for 16.0 GT/s.

Commented [FN217]: B40: Add 16.0 GT/s.

Commented [FN218]: ENH: SRIS ECN requirement.

Commented [FN219]: ENH: SRIS ECN requirement.

Commented [FN220]: ENH: SRIS ECN requirement.

Commented [FN221]: ENH: SRIS ECN requirement.

ii. Symbol  $4*N = E1h$  (SKP\_END) symbol

iii.  $4*N + 1 = AAh$

iv.  $4*N + 2 = \text{Error\_Status}$

v.  $4*N + 3 = \sim \text{Error\_Status}$

7. The PTC shall keep monitoring for incoming SKP OS. If the PTC does not receive any SKP OS within SKP\_MIN\_BI blocks to SKP\_MAX\_BI blocks from the previous SKP OS, the DUT fails the test.

a. The received SKP OS should match the following:

i. Symbols 0 through  $(4*N - 1) = AAh$ ;  $N = 1, 2, 3, 4, 5$

ii. Symbol  $4*N = E1h$  (SKP\_END) symbol

iii.  $4*N + 1 = AAh$

iv.  $4*N + 2 = \text{Error\_Status}$

v.  $4*N + 3 = \sim \text{Error\_Status}$

8. The PTC shall insert errors in the Modified Compliance Pattern by transmitting a 01h instead of 00h. If the PTC does not see an increase in the Error\_Status in the next SKP OS, indicating the exact number of times the PTC transmitted 01h, the DUT fails the test. Else the DUT passes the test.

9. The PTC shall end the test.

Commented [FN222]: ENH: SRIS ECN requirement.

Commented [FN223]: ENH: SRIS ECN requirement.

### 3.11.53.11.8 Test 64-60 Multi-lane Test (Informational)

#### Test Introduction

The intent of this test is to verify SKP requirements for a multi-lane link. These tests are only for multi-lane links. These tests shall be run at the maximum supported link width. This test is only supported on PTCs that support greater than x1.

1. Run ~~test 3.11.2~~ Test 64-20 L0 for 2.5 GT/s and 5.0 GT/s for maximum supported link width. The PTC shall now check whether SKP OSs of the same length are transmitted on all the lanes simultaneously. If not, the DUT fails the test. Else it passes the test.

2. Run ~~test 3.11.4~~ Test 64-40 L0 Behavior for 8.0 GT/s and 16.0 GT/s for maximum supported link width. The PTC shall now check whether SKP OSs of the same length are transmitted on all the lanes simultaneously. If not, the DUT fails the test. Else it passes the test.

3. ~~Run Test 64-52 Modified Compliance Pattern at 5.0 GT/s Behavior~~ for maximum supported link width. The PTC shall now check whether SKP OSs of the same length are transmitted on all the lanes simultaneously. If not, the DUT fails the test. Else it passes the test. The PTC shall inject errors on different lanes at different time by transmitting 01h in the Modified Compliance Pattern. The PTC shall check whether Error\_Status transmitted in the SKP OS are independent for every lane. If not, the DUT fails the test; else it passes the test.

Commented [FN224]: ENH: New test to check for 5.0 GT/s behaviour. (Note: Support for Compliance Receive at 2.5 GT/s is optional, so is not tested.)

~~3.4.~~ Run ~~test 3.11.5~~ Test 64-50 Modified Compliance Pattern at 8.0 GT/s Behavior for maximum supported link width. The PTC shall now check whether SKP OSs of the same length are transmitted on all the lanes simultaneously. If not, the DUT fails the test. Else it passes the test. The PTC shall inject errors on different lanes at different time by transmitting 01h in the

Modified Compliance Pattern. The PTC shall check whether Error\_Status transmitted in the SKP OS are independent for every lane. If not, the DUT fails the test; else it passes the test.

5. Run Test 64-51 Modified Compliance Pattern at 16.0 GT/s Behavior for maximum supported link width. The PTC shall now check whether SKP OSs of the same length are transmitted on all the lanes simultaneously. If not, the DUT fails the test. Else it passes the test. The PTC shall inject errors on different lanes at different time by transmitting 01h in the Modified Compliance Pattern. The PTC shall check whether Error\_Status transmitted in the SKP OS are independent for every lane. If not, the DUT fails the test; else it passes the test.

**Commented [FN225]:** B40: Add 16.0 GT/s.

## 3.12 Test 65-10 L1 for D3 State

### Test Introduction

The intent of this test is to verify that the DUT correctly requests L1 entry when software sets the DUT state to D3. All PCI Express devices are required to support the device states as defined in the PCI Bus Power Management Interface Specification, namely D0 and D3 (while D1 and D2 are optional). Any non-D0 state corresponds to the link state L1. This test verifies whether after changing the device state of the DUT, the link transitions to L1 state. This test does not verify L1 PM Substates (which remain disabled by default).

**Commented [FN226]:** Clarification: No change to test behaviour.

### 3.12.1 DUT is a Motherboard or a Downstream Port of a Switch or Bridge

- The PTC shall perform the steps in Section A.2.2 or Section A.2.3 or Section A.2.4 indicated to reach L0 at the desired speed/data rate being tested.
  - If performing the test for 2.5 GT/s, follow the steps in Section A.2.2.1 to reach L0 at 2.5 GT/s. Then perform the steps to reach DL\_Up.
  - If performing the test for 5.0 GT/s, follow the steps in Section A.2.3 to reach L0 at 5.0 GT/s. Then perform the steps to reach DL\_Up.
  - If performing the test for 8.0 GT/s, follow the steps in Section A.2.4.1 to reach L0 at 8.0 GT/s. Then perform the steps to reach DL\_Up.
  - If performing the test for 16.0 GT/s, follow the steps in Section A.2.5.1 to reach L0 at 16.0 GT/s. Then perform the steps to reach DL\_Up.
- The PTC transmits PM\_Enter\_L1 DLLPs repeatedly with no more than the correct symbol times of idle between each PM\_Enter\_L1 DLLP (for 2.5 GT/s or 5.0 GT/s this is 4 symbol times; for 8.0 GT/s or higher this is 16 symbol times). The PTC will continue to transmit SKP Ordered Sets (alternating with Control SKP OSs if at 16.0 GT/s) at the appropriate intervals (determined by the SRIS\_MODE[data\_rate] parameter) between the PM\_Enter\_L1 DLLPs. While in this step the PTC will process normally any TLPs that are received. The PTC waits in this state until it receives one PM\_Request\_Ack DLLP. If it does not receive one within 1 s, then the test case is skipped. Once the PTC receives one PM\_Request\_Ack DLLP, it goes to the next step.

**Commented [FN227]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN228]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN229]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN230]:** B40: Add 16.0 GT/s.

**Commented [FN231]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN232]:** B40: Add 16.0 GT/s.

**Commented [FN233]:** B40: New requirement.

**Commented [FN234]:** ENH: SRIS ECN requirement.



3. The PTC checks that no TLPs are received. If it receives any TLP in this step, the test fails. The PTC waits in this state until it receives ~~\*PM\_DLLP\_COUNT\_VALUE~~ (defined in step 72) number of PM\_Request\_Ack DLLPs, and if it does not receive them within 50 ms the test fails. After receiving PM\_DLLP\_COUNT\_VALUE number of PM\_Request\_Ack DLLPs, the PTC goes to the next step.
4. The PTC transmits the proper number of EIOS (one EIOS for 2.5 GT/s; two EIOS for 5.0 GT/s; one EIOS for 8.0 GT/s or higher) and then the PTC transitions its lanes to Electrical Idle. It then goes to the next step.
5. The PTC waits in this state until it sees the proper number of EIOS (one EIOS for 2.5 GT/s; two EIOS for 5.0 GT/s; one EIOS for 8.0 GT/s or higher), and if it does not see this within 50 ms, the test fails. After seeing the proper number of EIOS, the PTC goes to the next step.
6. The PTC waits in this state until it sees the link go to Electrical Idle, and if it does not see this within 50 ms the test fails. After seeing the link go to Electrical Idle, the test case ends. This completes the entry to L1 state.
7. The test is repeated ~~with so that all the values of~~ \*PM\_DLLP\_COUNT\_VALUE = 1, 2, 4 are used.
8. ~~Steps 1 through 7 are~~ The entire test is repeated for ~~all each of the~~ supported data rates.

**Commented [FN235]:** B40: Add 16.0 GT/s.

**Commented [FN236]:** B40: Add 16.0 GT/s.

### 3.12.2 DUT is an Add-in Card or an Upstream Port of a Switch or Bridge

1. The PTC shall perform the steps ~~in Section A.2.2 or Section A.2.3 or Section A.2.4~~ indicated to reach L0 at the ~~desired speed~~ data rate being tested.
  - a. ~~If performing the test for 2.5 GT/s, follow the steps in Section A.2.2.2 to reach L0 at 2.5 GT/s. [Then perform the steps to reach DL\_Up.]~~
  - b. ~~If performing the test for 5.0 GT/s, follow the steps in Section A.2.3 to reach L0 at 5.0 GT/s. [Then perform the steps to reach DL\_Up.]~~
  - c. ~~If performing the test for 8.0 GT/s, follow the steps in Section A.2.4.2 to reach L0 at 8.0 GT/s. [Then perform the steps to reach DL\_Up.]~~
  - d. ~~If performing the test for 16.0 GT/s, follow the steps in Section A.2.5.2 to reach L0 at 16.0 GT/s. [Then perform the steps to reach DL\_Up.]~~
2. The PTC now sends a Configuration Write Request TLP to the DUT Command register to set the Bus Master Enable bit (bit 2).
3. The PTC shall wait for the Configuration Write Completion from the DUT. After receiving it, the PTC shall send an acknowledgement TLP. The PTC shall also acknowledge any other TLPs that the DUT had sent.
4. The PTC now sends a Configuration Write Request TLP to the DUT's PMCSR to change the state to D3 (i.e., write 11b to bits [1:0] of the PMCSR).
5. The PTC shall wait for the Configuration Write Completion from the DUT. After receiving it, the PTC shall send an acknowledgement TLP. The PTC shall also acknowledge any other TLPs that the DUT had sent.

**Commented [FN237]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN238]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN239]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN240]:** B40: Add 16.0 GT/s.

**Commented [FN241]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.



- 5 6. After the PTC has acknowledged all the TLPs from the DUT, it shall start a timer. If an initial PM\_Enter\_L1 DLLP is not received within 1 s, the test fails. The PTC shall transmit PM\_Request\_Ack DLLP repeatedly after receiving ~~\*PM\_DLLP\_COUNT\_VALUE~~ (defined in step 68) PM\_Enter\_L1 DLLP from the DUT. After transmitting the first PM\_Request\_Ack DLLP, the PTC shall start a second timer.
- 10 7. After the PTC sees the receiver lanes transition to electrical idle, it shall stop transmission of the DLLPs and transition its transmitter lines into electrical idle. This completes the entry to L1 state. If the DUT transmitter lanes do not transition to electrical idle within 50 ms the DUT fails the test.
- 15 8. The test is repeated ~~with~~ so that all the values of \*PM\_DLLP\_COUNT\_VALUE = 1, 2, 4 are used.
9. ~~Steps 1 through 6 are~~ The entire test is repeated for ~~all~~ each of the supported data rates.

### 3.13 Test 66-10 Test ASPM-L1

#### Test Introduction

- 20 The intent of this test is to verify that the DUT that has a downstream port will properly negotiate an ASPM L1 entry request and will either reject the request or will accept it and transition to the L1 state. It also verifies that the DUT that has an upstream port that supports ASPM L1 will correctly request ASPM L1 entry when the DUT determines it wants to enter the ASPM L1 state. ASPM L1 support is optional in a DUT. If supported in a DUT with an upstream port, when all the functions in a device are enabled for ASPM L1, the device's upstream port link should transition to the L1 state if the link is idle. This test does not verify L1 PM Substates (which remain disabled by default).

**Commented [FN242]:** Clarification: No change to test behaviour.

#### Notes:

Test applies to all PCI Express device and port types that have a link.

### 3.13.1 Root Port Test

Topology: Platform Test Topology, PTC in Platform Test mode

#### Section Notes:

DUT is the initiator of training and the PTC is the initiator of L1.

#### Initial Conditions:

- ❑ Software determines if the DUT supports crosslinks, by checking the Crosslinks Supported bit in the Link Capabilities 2 register. If the bit returns 1, then the port unconditionally supports crosslinks. If the bit returns 0, then the Max Link Speeds field of the Link Capabilities register is checked, and if it returns a value of 0100b or greater, then the DUT does not support crosslinks. If none of these conditions are satisfied, then the DUT's support of crosslinks is unknown.
- ❑ Software determines the DUT's support of ASPM L1 by reading the Active State Power Management (ASPM) Support field (Link Capabilities register). It sets the test flag as follows:
  - If Active State Power Management (ASPM) Support is 00b or 01b, then set ASPM-L1\_SUPPORTED\_FLAG to 0.
  - If Active State Power Management (ASPM) Support is 10b or 11b, then set ASPM-L1\_SUPPORTED\_FLAG to 1.
- ❑ Platform is power-cycled and platform is up and running, with drivers for the test platform loaded and functioning.
- ❑ The link is in Detect state.
- ❑ PTC is ~~disarmed~~disarmed, and no trigger conditions set up.



**Note:** Once all criteria for the platform LTSSM to move to the next LTSSM state have been met (as specified in Chapter 4 of the *PCI Express Base Specification*), the platform must make the transition to the next state within 500  $\mu$ s.

Note: Once all criteria for the platform LTSSM to move to the next LTSSM state have been met (as specified in Chapter 4 of the *PCI Express Base Specification*), the platform must make the transition to the next state within 500  $\mu$ s.

#### Procedure:

1. Perform the steps ~~given in Section A.2.2 or Section A.2.3 or Section A.2.4~~indicated to go to the L0 state ~~at the data rate being tested~~.
  - a. ~~If performing the test for 2.5 GT/s, follow the steps in Section A.2.2.1 to reach L0 at 2.5 GT/s. Then perform the steps to reach DL\_Up.~~
  - b. ~~If performing the test for 5.0 GT/s, follow the steps in Section A.2.3 to reach L0 at 5.0 GT/s. Then perform the steps to reach DL\_Up.~~
  - c. ~~If performing the test for 8.0 GT/s, follow the steps in Section A.2.4.1 to reach L0 at 8.0 GT/s. Then perform the steps to reach DL\_Up.~~
  - d. ~~If performing the test for 16.0 GT/s, follow the steps in Section A.2.5.1 to reach L0 at 16.0 GT/s. Then perform the steps to reach DL\_Up.~~

2. Program the following values to the indicated registers in the DUT:

#### TEST CASE 1: L1 Disabled

- a. Set Active State Power Management (ASPM) Control field (Link Control register) to 00b.

**Commented [FN243]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN244]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN245]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN246]:** B40: Add 16.0 GT/s.

**Commented [FN247]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

- b. Set `RETRY_L1_ENTRY_COUNT` = 3.

**TEST CASE 2: (Only if `ASPM-L1_SUPPORTED_FLAG=1`) L1 Enabled**

- a. Set Active State Power Management (ASPM) Control field (Link Control register) to 10b.  
b. Set `RETRY_L1_ENTRY_COUNT` = 2.

3. The PTC transmits `PM_Active_State_Request_L1` DLLPs repeatedly with no more than the correct symbol times of idle between each `PM_Active_State_Request_L1` DLLP (for 2.5 GT/s or 5.0 GT/s this is 4 symbol times; for 8.0 GT/s ~~or higher~~ this is 16 symbol times). The PTC will continue to transmit SKP ~~Ordered Sets~~ ~~(alternating with Control SKP OSs if at 16.0 GT/s)~~ at the appropriate intervals ~~(determined by the `SRIS_MODE[data rate]` parameter)~~ between the `PM_Active_State_Request_L1` DLLPs. While in this step the PTC will process normally any TLPs that are received while also doing the following:

**TEST CASE 1: L1 Disabled**

The PTC waits in this state until it receives one `PM_Active_State_Nak` message TLP. If it does not receive one within 10  $\mu$ s, ~~then~~ the test case fails. Once the PTC receives one `PM_Active_State_Nak` message TLP, it sets the `L1_REQUEST_REJECTED_FLAG` to 1 and goes to the next step.

**TEST CASE 2: (Only if `ASPM-L1_SUPPORTED_FLAG=1`) L1 Enabled**

The PTC waits in this state until it receives either one `PM_Request_Ack` DLLP or one `PM_Active_State_Nak` message TLP. If it does not receive either one within 10  $\mu$ s, ~~then~~ the test case fails. If the PTC receives one `PM_Request_Ack` DLLP, it sets the `L1_REQUEST_REJECTED_FLAG` to 0 and goes to the next step. If the PTC receives one `PM_Active_State_Nak` message TLP, it sets the `L1_REQUEST_REJECTED_FLAG` to 1 and goes to the next step.

4. If the `L1_REQUEST_REJECTED_FLAG` is 0 this step is ~~skipped~~skipped, and the PTC goes to the next step. If the `L1_REQUEST_REJECTED_FLAG` is 1, the PTC does not send any PM DLLPs, and waits in this state for 10  $\mu$ s. While in this step the PTC will process normally any TLPs that are received. The PTC checks if it receives either any `PM_Request_Ack` DLLPs or any `PM_Active_State_Nak` message TLPs and if it receives either the test fails. After 10  $\mu$ s the following is performed:
- Decrement `RETRY_L1_ENTRY_COUNT` by 1.
  - If `RETRY_L1_ENTRY_COUNT` > 0, then go back and repeat steps ~~33-44~~.
  - If `RETRY_L1_ENTRY_COUNT` = 0, then the test case passes and go to step ~~910~~.
5. The PTC continues to transmit `PM_Active_State_Request_L1` DLLPs repeatedly with no more than the correct symbol times of idle between each `PM_Active_State_Request_L1` DLLP (for 2.5 GT/s or 5.0 GT/s this is 4 symbol times; for 8.0 GT/s ~~or higher~~ this is 16 symbol times). The PTC will continue to transmit SKP ~~Ordered Sets~~ ~~(alternating with Control SKP OSs if at 16.0 GT/s)~~ at the appropriate intervals ~~(determined by the `SRIS_MODE[data rate]` parameter)~~ between the `PM_Active_State_Request_L1` DLLPs. While in this step the PTC checks that no TLPs are received. If it receives any TLP in this step, the test fails. The PTC waits in this state until it receives `PM_DLLP_COUNT_VALUE` ~~(defined in step 9)~~ number of `PM_Request_Ack` DLLPs, and if it does not receive them within 50 ms the test fails. After receiving `PM_DLLP_COUNT_VALUE` number of `PM_Request_Ack` DLLPs, the PTC goes to the next step. ~~(Talk about the value of `PM_DLLP_COUNT_VALUE` in the meeting.)~~

**Commented [FN248]:** B40: Add 16.0 GT/s.

**Commented [FN249]:** B40: New requirement.

**Commented [FN250]:** ENH: SRIS ECN requirement.

**Commented [FN251]:** B40: Add 16.0 GT/s.

**Commented [FN252]:** B40: New requirement.

**Commented [FN253]:** ENH: SRIS ECN requirement.

- 5 6. The PTC transmits the proper number of EIOS (one EIOS for 2.5 GT/s; two EIOS for 5.0 GT/s; one EIOS for 8.0 GT/s or higher) and then the PTC transitions its lanes to Electrical Idle. It then goes to the next step.
7. The PTC waits in this state until it sees the proper number of EIOS (one EIOS for 2.5 GT/s; two EIOS for 5.0 GT/s; one EIOS for 8.0 GT/s or higher), and if it does not see this within 50 ms, the test fails. After seeing the proper number of EIOS, the PTC goes to the next step.
- 10 8. The PTC waits in this state until it sees the link go to Electrical Idle, and if it does not see this within 50 ms, the test fails. After seeing the link go to Electrical Idle, the test case ends. Next the DUT is restored to its initial test conditions and the next test case is executed.
9. The test is repeated so that all the values of PM DLLP COUNT VALUE = 1, 2, 4 are used.
- 15 ~~9-10~~ The entire test is repeated for each of the supported data rates.
- ~~10-11~~ If the DUT supports crosslinks, return the DUT to the initial conditions and then perform the steps listed in the procedure for Endpoint Device Test.

**Commented [FN254]:** B40: Add 16.0 GT/s.

**Commented [FN255]:** B40: Add 16.0 GT/s.

**Commented [FN256]:** ENH: Check if executable already does this?

### 3.13.2 Endpoint Device Test

#### Topology:

Endpoint Test Topology, PTC in Add-in Card Test mode

#### Section Notes:

PTC is the initiator of training and the DUT is initiator of L1.

#### Initial Conditions:

- 25 ☐ Software determines if the DUT supports crosslinks, by checking the Crosslinks Supported bit in the Link Capabilities 2 register. If the bit returns 1, then the port unconditionally supports crosslinks. If the bit returns 0, then the Max Link Speeds field of the Link Capabilities register is checked, and if it returns a value of 0100b or greater, then the DUT does not support crosslinks. If none of these conditions are satisfied, then the DUT's support of crosslinks is unknown.
- 30 ☐ Software determines the DUT's support of ASPM L1 by reading the Active State Power Management (ASPM) Support field (Link Capabilities register). It sets the test flag as follows:
  - If Active State Power Management (ASPM) Support is 00b or 01b, then set ASPM-L1\_SUPPORTED\_FLAG to 0.
  - If Active State Power Management (ASPM) Support is 10b or 11b, then set ASPM-L1\_SUPPORTED\_FLAG to 1.
- 35 ☐ Platform is up and running, with drivers for the PTC loaded and functioning.
- ☐ Fundamental Reset is asserted to the DUT.
- ☐ The link is in Detect state.
- ☐ PTC is disarmed, and no trigger conditions set up.

## Procedure:

1. Perform the steps ~~given in Section A.2.2 or Section A.2.3 or Section A.2.4 indicated~~ to go to the L0 state ~~at the data rate being tested.~~

a. ~~If performing the test for 2.5 GT/s, follow the steps in Section A.2.2.2 to reach L0 at 2.5 GT/s. Then perform the steps to reach DL\_Up.~~

b. ~~If performing the test for 5.0 GT/s, follow the steps in Section A.2.3 to reach L0 at 5.0 GT/s. Then perform the steps to reach DL\_Up.~~

c. ~~If performing the test for 8.0 GT/s, follow the steps in Section A.2.4.2 to reach L0 at 8.0 GT/s. Then perform the steps to reach DL\_Up.~~

d. ~~If performing the test for 16.0 GT/s, follow the steps in Section A.2.5.2 to reach L0 at 16.0 GT/s. Then perform the steps to reach DL\_Up.~~

**Commented [FN257]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN258]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN259]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

**Commented [FN260]:** B40: Add 16.0 GT/s.

**Commented [FN261]:** Clarification: The steps to reach L0 are not sufficient to reach DL\_Up.

2. Read the Power Management Capabilities register and set the following flags:

a. If D1 Support is 0, then set D1\_SUPPORTED\_FLAG to 0.

b. If D1 Support is 1, then set D1\_SUPPORTED\_FLAG to 1.

c. If D2 Support is 0, then set D2\_SUPPORTED\_FLAG to 0.

d. If D2 Support is 1, then set D2\_SUPPORTED\_FLAG to 1.

3. If the MULTIFUNCTION\_DUT\_FLAG is 1, then perform the following sequence starting at Function Number = 7 of the DUT and repeating the sequence for each lower Function Number until it stops after completing Function Number = 1 (i.e., FN = 7 to FN = 1).

a. Read the Vendor ID register of Function Number = FN of the DUT, and if it returns a value of 0xFFFF or 0x0001, skip the remaining steps of this sequence and go onto the next Function Number.

b. Program the test case values listed below to the indicated registers in Function Number = FN of the DUT.

c. Read back the Power State field (Power Management Control/Status register) in Function Number = FN of the DUT until it returns EXPECTED\_POWER\_STATE\_VALUE. If it does not return the correct value within 1 s, then the test case is skipped.

4. Program the following values to the indicated registers in Function Number = 0 of the DUT:

### TEST CASE 1: L1 Disabled, D0

a. Set Active State Power Management (ASPM) Control field (Link Control register) to 00b.

b. Set RETRY\_L1\_ENTRY\_COUNT = 3.

c. Set Power State (Power Management Control/Status register) to 00b.

d. Set EXPECTED\_POWER\_STATE\_VALUE = 00b.

### TEST CASE 2: (Only if ASPM-L1\_SUPPORTED\_FLAG=1) L1 Enabled, D0, L1 Rejected Once

a. Set Active State Power Management (ASPM) Control field (Link Control register) to 10b.

b. Set RETRY\_L1\_ENTRY\_COUNT = 2.

c. Set Power State (Power Management Control/Status register) to 00b.

d. Set EXPECTED\_POWER\_STATE\_VALUE = 00b.

**TEST CASE 3: Only if ASPM-L1\_SUPPORTED\_FLAG=1) L1 Enabled, D0, L1 Accepted**

- a. Set Active State Power Management (ASPM) Control field (Link Control register) to 10b.
- b. Set RETRY\_L1\_ENTRY\_COUNT = 2.
- c. Set Power State (Power Management Control/Status register) to 00b.
- d. Set EXPECTED\_POWER\_STATE\_VALUE = 00b.

5. Read back the Power State field (Power Management Control/Status register) in Function Number = 0 of the DUT until it returns EXPECTED\_POWER\_STATE\_VALUE. If it does not return the correct value within 1 s, then the test case is skipped.
6. The PTC checks for the following:

**TEST CASE 1: L1 Disabled**

No PM\_Active\_State\_Request\_L1 DLLPs are received. If it does not receive one within 1 s, ~~then~~ the test case passes and goes to step ~~44~~11.

**TEST CASE 2: (Only if ASPM-L1\_SUPPORTED\_FLAG=1) L1 Enabled, L1 Rejected Once**

At least one PM\_Active\_State\_Request\_L1 DLLPs is received. If it does not receive one within 1 s, ~~then~~ the test case is skipped. Once the PTC receives one PM\_Active\_State\_Request\_L1 DLLP, it goes to the next step.

**TEST CASE 3: (Only if ASPM-L1\_SUPPORTED\_FLAG=1) L1 Enabled, L1 Accepted**

At least one PM\_Active\_State\_Request\_L1 DLLPs is received. If it does not receive one within 1 s, ~~then~~ the test case is skipped. Once the PTC receives one PM\_Active\_State\_Request\_L1 DLLP, it goes to the next step.

5. The PTC checks that no TLPs are received. If it receives any TLP in this step, the test fails. The PTC waits in this state until it receives PM\_DLLP\_COUNT\_VALUE number of PM\_Active\_State\_Request\_L1 DLLPs, and if it does not receive them within 50 ms the test fails. After receiving PM\_DLLP\_COUNT\_VALUE ~~(defined in step 16)~~ number of PM\_Active\_State\_Request\_L1 DLLPs, the PTC goes to the next step. ~~(Talk about the value of PM\_DLLP\_COUNT\_VALUE in the meeting.)~~
6. For Test Case 3, skip to step ~~43~~13. For Test Case 2, continue with steps ~~92-121~~2.
7. The PTC transmits one PM\_Active\_State\_Nak message TLP. While in this step the PTC checks that no TLPs are received. If it receives any TLPs in this step, the test fails. The PTC waits in this state until it receives an ACK DLLP, and if it does not see this within 50 ms, the test fails. After seeing the ACK DLLP, the PTC goes to the next step.
8. The PTC starts a timer that counts down for 9.5  $\mu$ s. If the timer reaches zero, the PTC goes to the next step. Every time the PTC receives a PM\_Active\_State\_Request\_L1 DLLP the timer is reset to 9.5  $\mu$ s and starts to count down again. If the timer has not expired within 50 ms, the test fails.
9. The PTC checks that at least one PM\_Active\_State\_Request\_L1 DLLPs is received. If it does not receive one within 1 s, ~~then~~ the test case is skipped. Once the PTC receives one PM\_Active\_State\_Request\_L1 DLLP, it goes to the next step.
10. The PTC checks that no TLPs are received. If it receives any TLP in this step, the test fails. The PTC waits in this state until it receives PM\_DLLP\_COUNT\_VALUE ~~(defined in step 16)~~ number of PM\_Active\_State\_Request\_L1 DLLPs, and if it does not receive them within 50 ms,

- 5 the test fails. After receiving PM\_DLLP\_COUNT\_VALUE number of PM\_Active\_State\_Request\_L1 DLLPs, the PTC goes to the next step. ~~(Talk about the value of PM\_DLLP\_COUNT\_VALUE in the meeting.)~~
11. The PTC transmits PM\_Request\_Ack DLLPs repeatedly with no more than the correct symbol times of idle between each PM\_Request\_Ack DLLP (for 2.5 GT/s or 5.0 GT/s this is 4 symbol times; for 8.0 GT/s or higher this is 16 symbol times). The PTC will continue to transmit SKP ~~Ordered Sets~~ (alternating with Control SKP OSs if at 16.0 GT/s) at the appropriate intervals (determined by the SRIS\_MODE[data rate] parameter) between the PM\_Request\_Ack DLLPs. While in this step the PTC checks that no TLPs are received. If it receives any TLPs in this step, the test fails. The PTC waits in this state until it receives the proper number of EIOS (one EIOS for 2.5 GT/s; two EIOS for 5.0 GT/s; one EIOS for 8.0 GT/s or higher), and if it does not see this within 50 ms, the test fails. After seeing the proper number of EIOS, the PTC goes to the next step.
12. The PTC transmits the proper number of EIOS (one EIOS for 2.5 GT/s; two EIOS for 5.0 GT/s; one EIOS for 8.0 GT/s or higher). The PTC waits in this state until it sees the link go to Electrical Idle, and if it does not see this within 50 ms, the test fails. After seeing the link go to Electrical Idle, the PTC goes to the next step.
13. The PTC transitions its lanes to Electrical Idle and the test case ends. Next the DUT is restored to its initial test conditions and the next test case is executed.
14. The test is repeated so that all the values of PM\_DLLP\_COUNT\_VALUE = 1, 2, 4 are used.
15. The entire test is repeated for each of the supported data rates.
16. If the DUT supports crosslinks, return the DUT to the initial conditions and then perform the steps listed in the procedure for Root Port Test.

**Commented [FN262]:** B40: Add 16.0 GT/s.

**Commented [FN263]:** B40: New requirement.

**Commented [FN264]:** ENH: SRIS ECN requirement.

**Commented [FN265]:** B40: Add 16.0 GT/s.

**Commented [FN266]:** B40: Add 16.0 GT/s.

**Commented [FN267]:** ENH: Check if executable already does this?

### 3.13.3 Switch and Bridge Downstream Port Test

Topology: Switch Test Topology, PTC in Platform Test mode

#### Section Notes:

Algorithm same as in the Root Port Test except the DUT is a Switch's or Bridge's downstream port.

5

### 3.13.4 Switch and Bridge Upstream Port Test

Topology: Endpoint Test Topology, PTC in Add-in Card Test mode

Section Notes:

Algorithm same as in the Endpoint Device Test except the DUT is a Switch's or Bridge's upstream port.

10



### 3.14 Capture Bus Number and Device Number

**Commented [FN268]:** B40: New text requested by Flattening Portal Bridge ECN.

The intent of this test is to verify that the DUT with an upstream port properly captures the Bus Number from received Type 0 Configuration Write requests. It also checks that a non-ARI DUT with an upstream port properly captures the Device Number from received Type 0 Configuration Write requests. The test is performed on each implemented function within the DUT.

#### 3.14.1 Test 67-10 Check if Upstream Port DUT Captures Bus Number and Device Number (non-ARI only)

##### Test Introduction

The intent of this test is to verify that the DUT correctly captures the Bus Number and Device Number (non-ARI only) from received Type 0 Configuration Write requests to implemented functions.

##### Section Notes:

Applicable only for devices with an upstream port.

1. Perform the steps in Section A.2.2.2 or Section A.2.3 or Section A.2.4.2 or Section A.2.5.2 to reach L0 at the appropriate speed. Then perform the steps to reach DL Up.
2. During this test, the PTC issues ~~a number of several~~ Configuration Read Requests to determine the DUT's supported capabilities. For each request issued the PTC shall wait for the Configuration Read Completion from the DUT. After receiving it, the PTC shall send an acknowledgement TLP. The PTC shall also acknowledge any other TLPs that the DUT had sent.
  - a. The MULTI\_FUNCTION flag indicates if the DUT is a multi-function device, based on checking the Multi-Function Device field in the Header Type register in Function 0.
  - b. The ARI\_IMPLEMENTED flag indicates if the DUT supports the ARI capability, based on checking for the presence of the ARI extended capability structure in Function 0.
3. FUT\_NUMBER value (Function Under Test Number) is set to 0 (Function 0). The first applicable test case is selected.
4. The PTC shall issue a Configuration Write Request to ~~offset 000h~~ (start of Configuration Space) with data 00000000h (a harmless value for read-only registers) to the following:
  - a. Only if ARI\_IMPLEMENTED is 0, the Bus Number value, Device Number value, and Function Number value is set to the test case.

**Commented [FN269]:** Many SBIOS currently use a write to Vendor ID/Device ID (which are read-only registers) as a safe method to configure the Bus Number and Device Number of the upstream port device.

5 TEST CASE 1a: Bus Number = 0xFF, Device Number = 11b, Function Number = (FUT NUMBER)

TEST CASE 2a: Bus Number = 0x55, Device Number = 101b, Function Number = (FUT NUMBER)

10 TEST CASE 3a: Bus Number = 0xAA, Device Number = 010b, Function Number = (FUT NUMBER)

TEST CASE 4a: Bus Number = 0x33, Device Number = 011b, Function Number = (FUT NUMBER)

TEST CASE 5a: Bus Number = 0xCC, Device Number = 100b, Function Number = (FUT NUMBER)

15 TEST CASE 6a: Bus Number = 0x12, Device Number = 001b, Function Number = (FUT NUMBER)

TEST CASE 7a: Bus Number = 0x34, Device Number = 110b, Function Number = (FUT NUMBER)

20 TEST CASE 8a: Bus Number = 0x00, Device Number = 000b, Function Number = (FUT NUMBER)

b. Only if ARI\_IMPLEMENTED is 1, the Bus Number value and combined Device Number/Function Number value is set to the test case.

TEST CASE 1b: Bus Number = 0xFF, combined Device Number/Function Number = (FUT NUMBER)

25 TEST CASE 2b: Bus Number = 0x55, combined Device Number/Function Number = (FUT NUMBER)

TEST CASE 3b: Bus Number = 0xAA, combined Device Number/Function Number = (FUT NUMBER)

30 TEST CASE 4b: Bus Number = 0x33, combined Device Number/Function Number = (FUT NUMBER)

TEST CASE 5b: Bus Number = 0xCC, combined Device Number/Function Number = (FUT NUMBER)

TEST CASE 6b: Bus Number = 0x12, combined Device Number/Function Number = (FUT NUMBER)

35 TEST CASE 7b: Bus Number = 0x34, combined Device Number/Function Number = (FUT NUMBER)

TEST CASE 8b: Bus Number = 0x00, combined Device Number/Function Number = (FUT NUMBER)

40 5. The PTC shall wait for the Configuration Write Completion from the DUT. After receiving it, the PTC shall acknowledge the TLP (and also acknowledge any other TLPs that the DUT had sent). The PTC shall perform the following checks on Completer ID field of the Configuration Write Completion:

a. If the Completion Status field is Configuration Request Retry, then the test case fails.

45 b. If the Completion Status field is Successful Completion, then the Bus Number field must match the Bus Number value of the test case. If not, then the test case fails.

c. Only when the ARI\_IMPLEMENTED flag is 0, if the Completion Status field is Successful Completion, then the Device Number field must match the Device Number value of the test case. If not, then the test case fails.

**Commented [FN270]:** This should not occur, since preceding Configuration Read was successful.

**Commented [FN271]:** Test will ignore if CPL-UR or CPL-CA is returned (CPL-UR means empty function).

**Commented [FN272]:** Test will ignore if CPL-UR or CPL-CA is returned (CPL-UR means empty function).

## Test Descriptions

- 5 d. Only when the ARI IMPLEMENTED flag is 0, if the Completion Status field is Successful Completion, then the Function Number field must match the Function Number value of the test case. If not, then the test case fails.
- e. Only when the ARI IMPLEMENTED flag is 1, if the Completion Status field is Successful Completion, then the combined Device Number/Function Number field must match the combined Device Number/Function Number value of the test case. If not, then the test case fails.
- 10 6. The PTC shall repeat steps 4-6, for each next test case, as long as the test case passes.
7. Only when ARI IMPLEMENTED flag is 1, the PTC shall read the Next Function Number field (ARI Capability register) of the FUT\_NUMBER value function.
- 15 8. The PTC shall repeat steps 4-8, if the following apply:
- a. If ARI IMPLEMENTED flag is 0 and MULTI\_FUNCTION flag is 1, repeat for FUT\_NUMBER value 1 through 7.
- b. If ARI IMPLEMENTED flag is 1, and Next Function Number field (ARI Capability register) is not zero, repeat for FUT\_NUMBER value of Next Function Number field.
- 20 9. If any applicable checks in step 5 fails, the DUT fails the test. If all applicable checks in step 5 pass, and at least one Configuration Write Completion having Completion Status field with Successful Completion was received, the DUT passes the test.
10. Repeat the above steps at all supported data rates.

**Commented [FN273]:** Test will ignore if CPL-UR or CPL-CA is returned (CPL-UR means empty function).

**Commented [FN274]:** Test will ignore if CPL-UR or CPL-CA is returned (CPL-UR means empty function).

## 3.15 Data Link Feature Exchange

These tests verify that the DUT will correctly handle the Data Link Feature exchange protocol. A variety of cases of Data Link Feature Supported are covered, including reserved bits. The test verifies that protocol is correctly followed for each case in the coefficient space that is tested. Only VC0 is tested. This test does not verify the correctness of the individual Data Link Features of the DUT.

For this test, there are several test cases, and they each have an individual identifier of the format “N.D.C” (where N=Data Rate the test case is run at; D=Initial transmitted DLLP condition; C=sub-test case). There are three initial transmitted DLLP conditions: A=no DLLP transmitted; B=DL Feature DLLP transmitted; C=InitFC1 DLLP transmitted. For A and B conditions there are four-sub-test cases (each testing different Feature Supported field values), while for C condition, there are only two sub-test cases (based on which side transmits InitFC2 DLLP first).

### 3.15.1 Test 68-10 Data Link Feature Packet

#### Test Introduction

The intent of this test is to verify that the DUT that supports Data Link Feature Exchange protocol sends/accepts Data Link Feature DLLPs, before going to the DL Init state, and then continues on to DL Active state. The test also verifies that DUTs that don't support the Data Link Feature Exchange protocol will ignore any received Data Link Feature DLLPs, and proceed to the DL Active state.

#### 3.15.1.1 DUT is a Motherboard or a Downstream Switch Port

1. Perform the steps in Section A.2.2.1 or Section A.2.3 or Section A.2.4.1 or Section A.2.5.1 to reach L0 at the appropriate speed selected from a Test Case (starting at Test Case 1.A.1), without sending any DLLPs. Test software notes the actual negotiated data rate in [RATE].

**TEST CASES 1.x.x:** PTC advertises up to 2.5 GT/s.

**TEST CASES 2.x.x:** PTC advertises up to 5.0 GT/s.

**TEST CASES 3.x.x:** PTC advertises up to 8.0 GT/s.

**TEST CASES 4.x.x:** PTC advertises up to 16.0 GT/s.

2. The PTC performs the instructions from a Test Case (starting at Test Case x.A.1) and continues to do so until required not to by a following step.

**TEST CASES x.A.x:** PTC transmits no DLLPs.

**TEST CASES 1.B.1 and 2.B.1:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 1.B.2 and 2.B.2:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-1 (Reserved) and one in

**Commented [FN275]:** B40: Add DL Feature DLLP test.

**Commented [FN276]:** This step determines the negotiated link width for the test case.

**Commented [FN277]:** This step is the initial PTC transmission from DL\_Inactive. Depending on the test case, it may be no DLLP, DL Feature DLLP or InitFC1 DLLP. For some data rates, the upstream port is required to not send DLLP until it receives a DLLP.

bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 1.B.3 and 2.B.3:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-1 (Reserved) and zero in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 1.B.4 and 2.B.4:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 3.B.x and 4.B.x:**

PTC transmits no DLLPs.

**TEST CASES 1.C.x and 2.C.x:**

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us.

**TEST CASES 3.C.x and 4.C.x:**

PTC transmits no DLLPs.

3. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**TEST CASES 1.A.x and 2.A.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP, then go to step 4.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 3.A.x and 4.A.x:**

- If [RATE] is 5.0 GT/s or lower, and if no DLLPs are received within 1 s, then the test case fails.
- If [RATE] is 8.0 GT/s or higher, and if any DLLPs are not received within 128 us, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP, then go to step 4.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 1.B.x, 2.B.x, and 3.B.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN278]:** This is the check of the DUT's initial transmission from DL\_Inactive.

**Commented [FN279]:** Link equalization not supported, so either side can send first DLLP.

**Commented [FN280]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN281]:** Link equalization supported, so Downstream Port must send the first DLLP, if link is 8.0 GT/ or higher.

**Commented [FN282]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN283]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

**Commented [FN284]:** Link equalization not supported, so either side can send first DLLP.

**Commented [FN285]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**TEST CASES 4.B.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If [RATE] is 16.0 GT/s or higher, and if no Data Link Feature Exchange DLLPs are received within 100 us, then the test case fails.
- c. If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- d. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- e. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES x.C.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

- 3. The PTC performs the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**TEST CASES x.A.1:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.A.2:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-1 (Reserved) and one in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.A.3:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-1 (Reserved) and zero in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.A.4:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 1.B.x and 2.B.x:**

PTC continues to repeatedly transmit Data Link Feature Exchange DLLPs every 34 us (as per step 2).

**Commented [FN286]:** Link equalization supported, so Downstream Port must send the first DLLP, if link is 8.0 GT/s or higher.

**Commented [FN287]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN288]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

**Commented [FN289]:** Link equalization not supported, so either side can send first DLLP.

**Commented [FN290]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN291]:** This step is the second PTC transmission from DL\_Inactive.

**TEST CASES 3.B.1 and 4.B.1:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 3.B.2 and 4.B.2:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-1 (Reserved) and one in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 3.B.3 and 4.B.3:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-1 (Reserved) and zero in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES 3.B.4 and 4.B.4:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.C.x:**

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us (as per step 2).

4. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**TEST CASES 1.A.x, 2.A.x, and 3.A.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 4.A.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If [RATE] is 16.0 GT/s or higher, and if no Data Link Feature Exchange DLLPs are received within 100 us, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN292]:** This is the check of the DUT's second transmission from DL\_Inactive.

**Commented [FN293]:** PTC is already sending DL Feature DLLPs.

**Commented [FN294]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN295]:** PTC is already sending DL Feature DLLPs, and at 16.0 GT/s other side must respond with DL Feature DLLPs.

**Commented [FN296]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN297]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

**TEST CASES 1.B.x, 2.B.x, and 3.B.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- c. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN298]:** PTC is already sending DL Feature DLLPs.**Commented [FN299]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.**TEST CASES 4.B.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If [RATE] is 16.0 GT/s or higher, and if no Data Link Feature Exchange DLLPs are received within 100 us, then the test case fails.
- c. If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- d. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- e. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN300]:** PTC is already sending DL Feature DLLPs, and at 16.0 GT/s other side must respond with DL Feature DLLPs.**Commented [FN301]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.**Commented [FN302]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.**TEST CASES x.C.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN303]:** PTC is already sending InitFC1, so other side must respond with InitFC1.**Commented [FN304]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

5. [The PTC performs] the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**Commented [FN305]:** This step is the third PTC transmission from DL\_Inactive. Depending on test case it may be DL\_Feature DLLP or InitFC1 DLLP.**TEST CASES x.A.1 and x.B.1:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**Commented [FN306]:** PTC is already sending DL Feature DLLPs, and receiving DL Feature DLLPs, so it must send the Feature ACK=1.**TEST CASES x.A.2 and x.B.2:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-1 (Reserved) and one in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**Commented [FN307]:** PTC is already sending DL Feature DLLPs, and receiving DL Feature DLLPs, so it must send the Feature ACK=1.**TEST CASES x.A.3 and x.B.3:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-1 (Reserved) and zero in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**Commented [FN308]:** PTC is already sending DL Feature DLLPs, and receiving DL Feature DLLPs, so it must send the Feature ACK=1.



## Test Descriptions

### TEST CASES x.A.4 and x.B.4:

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**Commented [FN309]:** PTC is already sending DL Feature DLLPs, and receiving DL Feature DLLPs, so it must send the Feature ACK=1.

### TEST CASES x.C.x:

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us (as per step 2).

**Commented [FN310]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

6. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**Commented [FN311]:** This is the check of the DUT's third transmission from DL\_Inactive.

### TEST CASES x.A.x and x.B.x:

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 0, then the test case fails.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN312]:** PTC is already sending DL Feature DLLPs.

**Commented [FN313]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

### TEST CASES x.C.x:

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN314]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

**Commented [FN315]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

7. The PTC performs the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**Commented [FN316]:** This step is the fourth PTC transmission from DL\_Inactive. It may be InitFC1 DLLP.

### TEST CASES x.A.x and x.B.x:

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us.

**Commented [FN317]:** PTC has completed the DL Feature exchange, and must now send InitFC1.

### TEST CASES x.C.x:

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us (as per step 2).

**Commented [FN318]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

8. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**Commented [FN319]:** This is the check of the DUT's fourth transmission from DL\_Inactive.

### TEST CASES x.A.x, x.B.x, and x.C.1:

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- If the received DLLP is an InitFC1 DLLP or an InitFC2 DLLP, then go to step 10.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1/InitFC2 DLLPs, then the test case fails.

**Commented [FN320]:** For this test case, either side may send InitFC2 first.

**Commented [FN321]:** PTC is already sending InitFC1 DLLPs.

**Commented [FN322]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**TEST CASES x.C.2:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC2 DLLP, then go to step 10.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1/InitFC2 DLLPs, then the test case fails.

**Commented [FN323]:** This test case waits for the DUT to send InitFC2 first.

**Commented [FN324]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

9. The PTC performs the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**Commented [FN325]:** This step is the fifth PTC transmission from DL\_Inactive. It may be InitFC2 DLLP.

**TEST CASES x.A.x, x.B.x, and x.C.x:**

PTC repeatedly transmits InitFC2 DLLPs (P, NP, Cpl) every 34 us (as per step 2 or step 8).

**Commented [FN326]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

10. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**Commented [FN327]:** This is the check of the DUT's fifth transmission from DL\_Inactive.

**TEST CASES x.A.x, x.B.x, and x.C.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC1 DLLP, then the test case fails.
- d. If the received DLLP is an UpdateFC DLLP, then go to step 12.
- e. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1/InitFC2/UpdateFC DLLPs, then the test case fails.

**Commented [FN328]:** PTC is already sending InitFC1 DLLPs.

**Commented [FN329]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**11. END OF TEST.**

**Commented [FN330]:** PTC doesn't bother to send UpdateFC, as they are not continuous DLLPs (but are only periodically transmitted DLLPs). Therefore, PTC only checks that the DUT has sent UpdateFC DLLP, before ending the test case.

12. In the L0 state the PTC shall time out and ends the test.
13. If at any time in the above steps, the PTC link losses contact with the DUT, the test is skipped.
14. If all the conditions above are met, then the DUT passes the test.
15. If any of the conditions above are not met (excluding losing contact with the DUT), log it as DUT's failure.

**3.15.1.2 DUT is an Add-in Card or an Upstream Port of a Switch**

1. Perform the steps in Section A.2.2.2 or Section A.2.3 or Section A.2.4.2 or Section A.2.5.2 to reach L0 at the appropriate speed selected from a Test Case (starting at Test Case 1.A.1), without sending any DLLPs. Test software notes the actual negotiated data rate in [RATE].

**Commented [FN331]:** This step determines the negotiated link width for the test case.

**TEST CASES 1.x.x: PTC advertises up to 2.5 GT/s.**

**TEST CASES 2.x.x: PTC advertises up to 5.0 GT/s.**

**TEST CASES 3.x.x: PTC advertises up to 8.0 GT/s.**

**TEST CASES 4.x.x: PTC advertises up to 16.0 GT/s.**

2. The PTC performs the instructions from a Test Case (starting at Test Case x.A.1) and continues to do so until required not to by a following step.

**Commented [FN332]:** This step is the initial PTC transmission from DL\_Inactive. Depending on the test case, it may be no DLLP, DL Feature DLLP or InitFC1 DLLP.

**TEST CASES x.A.x: PTC transmits no DLLPs.**

**TEST CASES x.B.1:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.B.2:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-1 (Reserved) and one in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.B.3:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-1 (Reserved) and zero in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.B.4:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.C.x:**

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us.

3. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**TEST CASES 1.A.x and 2.A.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP, then go to step 4.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 3.A.x and 4.A.x:**

- If [RATE] is 5.0 GT/s or lower, and if no DLLPs are received within 1 s, then the test case fails.
- If [RATE] is 5.0 GT/s or lower, and if the received DLLP is a Data Link Feature Exchange DLLP, then go to step 4.
- If [RATE] is 5.0 GT/s or lower, and if the received DLLP is an InitFC1 DLLP, then go to step 8.
- If [RATE] is 8.0 GT/s or higher, and if any DLLPs are received within 100 us, then the test case fails.
- If [RATE] is 8.0 GT/s or higher, and if no DLLPs are received within 100 us, then go to step 4.

**Commented [FN333]:** This is the check of the DUT's initial transmission from DL\_Inactive.

**Commented [FN334]:** Link equalization not supported, so either side can send first DLLP.

**Commented [FN335]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN336]:** Link equalization supported, so Downstream Port must send the first DLLP, if link is 8.0 GT/s or higher.

**Commented [FN337]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN338]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

**Commented [FN339]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

f. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 1.B.x, 2.B.x, and 3.B.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- c. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 4.B.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If [RATE] is 16.0 GT/s or higher, and if no Data Link Feature Exchange DLLPs are received within 100 us, then the test case fails.
- c. If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- d. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- e. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES x.C.x:**

- a. If no DLLPs are received within 1 s, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

4. The PTC performs the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**TEST CASES x.A.1:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.A.2:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-1 (Reserved) and one in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.A.3:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-1 (Reserved) and zero in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**Commented [FN340]:** Link equalization not supported, so either side can send first DLLP.

**Commented [FN341]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN342]:** Link equalization supported, so Downstream Port must send the first DLLP, if link is 8.0 GT/ or higher.

**Commented [FN343]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN344]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

**Commented [FN345]:** Link equalization not supported, so either side can send first DLLP.

**Commented [FN346]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN347]:** This step is the second PTC transmission from DL\_Inactive.

**TEST CASES x.A.4:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains zero.

**TEST CASES x.B.x:**

PTC continues to repeatedly transmit Data Link Feature Exchange DLLPs every 34 us (as per step 2).

**TEST CASES x.C.x:**

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us (as per step 2).

5. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**TEST CASES 1.A.x, 2.A.x, and 3.A.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 4.A.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If [RATE] is 16.0 GT/s or higher, and if no Data Link Feature Exchange DLLPs are received within 100 us, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 1.B.x, 2.B.x, and 3.B.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.
- If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES 4.B.x:**

- If no DLLPs are received within 1 s, then the test case fails.
- If [RATE] is 16.0 GT/s or higher, and if no Data Link Feature Exchange DLLPs are received within 100 us, then the test case fails.
- If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 1, then go to step 6.
- If the received DLLP is an InitFC1 DLLP, then go to step 8.

**Commented [FN348]:** This is the check of the DUT's second transmission from DL\_Inactive.

**Commented [FN349]:** PTC is already sending DL Feature DLLPs.

**Commented [FN350]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN351]:** PTC is already sending DL Feature DLLPs, and at 16.0 GT/s other side must respond with DL Feature DLLPs.

**Commented [FN352]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN353]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

**Commented [FN354]:** PTC is already sending DL Feature DLLPs.

**Commented [FN355]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN356]:** PTC is already sending DL Feature DLLPs, and at 16.0 GT/s other side must respond with DL Feature DLLPs.

**Commented [FN357]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN358]:** Upstream Ports are required to wait for other side to send DLLPs first. There is a requirement that these DLLPs be transmitted every 34 us, so 100 us should be sufficient time to receive them. Also 128 us is the generic inferred EI timeout.

e. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**TEST CASES x.C.x:**

a. If no DLLPs are received within 1 s, then the test case fails.

b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.

c. If the received DLLP is an InitFC1 DLLP, then go to step 8.

d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

6. The PTC performs the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**TEST CASES x.A.1 and x.B.1:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**TEST CASES x.A.2 and x.B.2:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains zeroes in bits 22-1 (Reserved) and one in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**TEST CASES x.A.3 and x.B.3:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-1 (Reserved) and zero in bit 0 (Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**TEST CASES x.A.4 and x.B.4:**

PTC repeatedly transmits Data Link Feature Exchange DLLPs every 34 us. The Feature Supported field of these transmitted DLLPs contains ones in bits 22-0 (Reserved and Local Scaled Flow Control Supported). The Feature Ack bit of these transmitted DLLPs contains one.

**TEST CASES x.C.x:**

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us (as per step 2).

7. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**TEST CASES x.A.x and x.B.x:**

a. If no DLLPs are received within 1 s, then the test case fails.

b. If the received DLLP is a Data Link Feature Exchange DLLP with the Feature Ack bit reporting 0, then the test case fails.

c. If the received DLLP is an InitFC1 DLLP, then go to step 8.

d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN359]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

**Commented [FN360]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

**Commented [FN361]:** This step is the third PTC transmission from DL\_Inactive. Depending on test case it may be DL\_Feature DLLP or InitFC1 DLLP.

**Commented [FN362]:** PTC is already sending DL\_Feature DLLPs, and receiving DL\_Feature DLLPs, so it must send the Feature ACK=1.

**Commented [FN363]:** PTC is already sending DL\_Feature DLLPs, and receiving DL\_Feature DLLPs, so it must send the Feature ACK=1.

**Commented [FN364]:** PTC is already sending DL\_Feature DLLPs, and receiving DL\_Feature DLLPs, so it must send the Feature ACK=1.

**Commented [FN365]:** PTC is already sending DL\_Feature DLLPs, and receiving DL\_Feature DLLPs, so it must send the Feature ACK=1.

**Commented [FN366]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

**Commented [FN367]:** This is the check of the DUT's third transmission from DL\_Inactive.

**Commented [FN368]:** PTC is already sending DL\_Feature DLLPs.

**Commented [FN369]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.



## Test Descriptions

### TEST CASES **x.C.x**:

- a. If no DLLPs are received within **1 s**, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC1 DLLP, then go to step 8.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1 DLLPs, then the test case fails.

**Commented [FN370]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

**Commented [FN371]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

8. The PTC performs the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**Commented [FN372]:** This step is the fourth PTC transmission from DL\_Inactive. It may be InitFC1 DLLP.

### TEST CASES **x.A.x** and **x.B.x**:

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us.

**Commented [FN373]:** PTC has completed the DL Feature exchange, and must now send InitFC1.

### TEST CASES **x.C.x**:

PTC repeatedly transmits InitFC1 DLLPs (P, NP, Cpl) every 34 us (as per step 2).

**Commented [FN374]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

9. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**Commented [FN375]:** This is the check of the DUT's fourth transmission from DL\_Inactive.

### TEST CASES **x.A.x**, **x.B.x**, and **x.C.1**:

- a. If no DLLPs are received within **1 s**, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC1 DLLP or an InitFC2 DLLP, then go to step 10.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1/InitFC2 DLLPs, then the test case fails.

**Commented [FN376]:** For this test case, either side may send InitFC2 first.

**Commented [FN377]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

### TEST CASES **x.C.2**:

- a. If no DLLPs are received within **1 s**, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC2 DLLP, then go to step 10.
- d. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1/InitFC2 DLLPs, then the test case fails.

**Commented [FN378]:** This test case waits for the DUT to send InitFC2 first.

**Commented [FN379]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

10. The PTC performs the instructions from a Test Case (matching the Test Case selected in step 2) and continues to do so until required not to by a following step.

**Commented [FN380]:** This step is the fifth PTC transmission from DL\_Inactive. It may be InitFC2 DLLP.

### TEST CASES **x.x.x**:

PTC repeatedly transmits InitFC2 DLLPs (P, NP, Cpl) every 34 us (as per step 2 or step 8).

**Commented [FN381]:** PTC is already sending InitFC1, so other side must respond with InitFC1.

11. The PTC checks for any received DLLPs. The following checks are performed based on a Test Case (matching the Test Case selected in step 2):

**Commented [FN382]:** This is the check of the DUT's fifth transmission from DL\_Inactive.

### TEST CASES **x.x.x**:

- a. If no DLLPs are received within **1 s**, then the test case fails.
- b. If the received DLLP is a Data Link Feature Exchange DLLP, then the test case fails.
- c. If the received DLLP is an InitFC1 DLLP, then the test case fails.
- d. If the received DLLP is an UpdateFC DLLP, then go to step 12.
- e. If received DLLPs are neither Data Link Feature Exchange DLLPs nor InitFC1/InitFC2/UpdateFC DLLPs, then the test case fails.

**Commented [FN383]:** PTC is already sending InitFC1 DLLPs.

**Commented [FN384]:** There is a requirement that these DLLPs be transmitted every 34 us, so 1 s should be sufficient time to receive them. Also 1 s is the generic time specified from reset to CFG Ready.

12. END OF TEST.

**Commented [FN385]:** PTC doesn't bother to send UpdateFC, as they are not continuous DLLPs (but are only periodically transmitted DLLPs). Therefore, PTC only checks that the DUT has sent UpdateFC DLLP, before ending the test case.

- 5    13. In the L0 state the PTC shall time out and ends the test.
14. If at any time in the above steps, the PTC link losses contact with the DUT, the test is skipped.
15. If all the conditions above are met then the DUT passes the test.
16. If any of the conditions above are not met (excluding losing contact with the DUT), log it as  
     DUT's failure.
- 10







## Appendix A. MACROS

### A.1 Protocol Test Card (PTC) Related

These Macros shall apply to any test equipment that has the test capabilities listed in Chapter 2. As noted earlier, in this document such capable test equipment is referred to as the PTC. The implementation details of the Macros are test equipment specific.

#### A.1.1 MACRO\_POLL\_PTC\_FOR\_LINK\_RETRAINING ()

Description: Monitor the link status of the PTC after a link retrain. This macro will periodically check the link status for retraining to complete. If the link does not successfully retrain within the specified period, this will be treated as a test failure and the test is aborted.

#### A.1.2 MACRO\_POLL\_DUT\_FOR\_LINK\_RETRAINING ()

Description: Monitor the link status of the Root Port after a link retrain. This macro will periodically check the link status for retraining to complete. If the link does not successfully retrain within the specified period, this will be treated as a test failure and the test is aborted.

#### A.1.3 MACRO\_PTC\_ARM ()

Description: Enables the PTC card to act on the test conditions already programmed into it. This along with the MACRO\_PTC\_DISARM capability gives the software control on when the PTC shall apply the test conditions on the DUT. This will also enable capturing the traffic flowing through the PTC into its trace buffer.

#### A.1.4 MACRO\_PTC\_DISARM ()

Description: Disables the PTC card from applying the test conditions to any traffic flowing through the PTC and this will also stop its trace buffer acquisition.

### A.1.5 MACRO\_PTC\_STATUS (ACTION\_COUNT)

Description: Determine how far the PTC is in executing the test command set up. This macro will periodically poll the action count for a maximum of 10 ms for the count to go to zero. If the count does not reach zero in that period, this will be treated as a test failure and the test is aborted.

ACTION\_COUNT – The test command status:

$\text{==0} \Rightarrow$  PTC executed ~~on~~ the test command

$\text{!=0} \Rightarrow$  PTC is still looking to assert the test command

### A.1.6 MACRO\_PTC\_CONFIG\_TRACE\_BUF (FILTER, DIRECTION)

Description: Program the PTC to capture desired traffic.

FILTER – The amount of packet information which the PTC will capture in the supplied direction:  
~~TLP AND ACKNAK ONLY~~ – capture only TLP headers and ACK or NAK DLLPs in the PTC buffer

TLP\_HEADERS\_ONLY – capture only TLP headers in the PTC buffer

TRAINING\_SETS\_ONLY – capture only TS1 or TS2 ~~Ordered Sets~~ in the PTC buffer

DIRECTION – A matching direction of traffic on which the PTC will capture:

DOWNSTREAM\_DIR – capture only downstream traffic in the PTC buffer

UPSTREAM\_DIR – capture only upstream traffic in the PTC buffer

**Commented [FN386]:** ENH: Need this for test cases 53-3x (as they verify DUT sends ACK or NAK, as will as CPL).

### A.1.7 MACRO\_PTC\_PROGRAM (PTC\_ACTION, PATTERN\_TO\_MATCH, ACTION COUNT)

Description: Program the PTC to generate desired test condition.

PTC\_ACTION – Refers to one of the test conditions below that the PTC will generate:

CORRUPT\_RESERVED\_FIELDS\_ACK\_DLLP – PTC will use non-zero values in at least one reserved field of the generated ACK DLLP

DELAY\_ACK\_NAK\_LEGAL – PTC will delay the ACK DLLP or NAK DLLP for a period less than the ACK\_NAK LATENCY requirement

NAK – PTC will generate a NAK DLLP instead of an ACK DLLP

NO\_ACK\_NAK – PTC will not generate an ACK DLLP or a NAK DLLP

CORRUPT\_ACK\_CRC – PTC will generate an ACK DLLP with a bad CRC

DLLP\_UNDEFINED\_ENCODING – PTC will generate a DLLP with an undefined encoding instead of an ACK DLLP. (The DLLP Type field ~~will~~ contain a value of 00110001b that ~~is~~ was defined as Reserved in ~~the previous~~ *PCI Express Base Specification*

**Commented [FN387]:** ENH: Ensure that the DLLP Type used by this test will never be re-defined in future Base specifications.

revisions ~~for the test level selected, and that is not defined in any additional specifications (e.g., MR IOV specification) for the test level selected, but is now defined as the NOP DLLP, in the NOP DLLP ECN to PCI Express Base Specification, Revision 3.1. The contents of the NOP DLLP in this case will be zeroes.~~

ACK\_DLLP\_WRONG\_SEQ\_NUM – PTC will generate an ACK DLLP with the wrong Sequence Number

GENERATE\_ECRC – PTC will generate a TLP with a TLP Digest

CORRUPT\_LCRC – PTC will generate a TLP with a bad LCRC

CORRUPT\_ECRC – PTC will generate a TLP with a TLP Digest that contains a bad ECRC

~~POISON TLP – PTC will generate a TLP with the EP bit set to 1~~

~~NULLIFY TLP – PTC will generate a TLP that is Nullified. For 8b/10b encoding this requires that the TLP have the inverted LCRC and end with an EDB symbol. For 128b/130b encoding this requires that the TLP have the inverted LCRC and end with an EDB framing token.~~

DUPLICATE\_TLP – PTC will generate two identical TLPs

~~BAD\_SEQUENCE\_TLP – PTC will generate two similar TLPs, the first with a valid Sequence Number, and the second with that Sequence Number + 2.~~

PATTERN\_TO\_MATCH – A matching condition (TLP or DLLP as appropriate) on which the PTC will generate the test condition-

ACTION COUNT – A non-zero value that specifies how many times the PTC will generate the test condition-

**Commented [FN388]:** ENH: New Poisoned TLP tests.

**Commented [FN389]:** ENH: New Nullified TLP tests.

**Commented [FN390]:** ENH: New WrongSeqNumber tests.

## A.1.8 MACRO\_READ\_CONFIG\_DATA\_FROM\_PTC (QUAL)

Description: Read configuration data from the PTC. This could be a byte, word, dword, or greater, depending upon the qualifier.

QUAL – VENDOR\_DEV\_ID – default – first DWORD

- PCI\_COMPATIBLE- first 256 bytes or as many as specified
- Any other specific fields in PCI compatible space
- Extended Config space
- Any specific fields in extended Config space

## A.1.9 MACRO\_READ\_CONFIG\_DATA\_FROM\_KEP (QUAL)

Description: Read configuration data from the PTC. This could be a byte, WORD, DWORD, or greater depending upon the qualifier.

QUAL – VENDOR\_DEV\_ID – default – first DWORD

- PCI\_COMPATIBLE- first 256 bytes or as many as specified

- Any other specific fields in PCI compatible space
- Extended Config space
- Any specific fields in extended Config space

### A.1.10 MACRO\_READ\_CONFIG\_DATA\_FROM\_DUT (QUAL)

Description: Read configuration data from the DUT. This could be a byte, WORD, DWORD, or greater depending upon the qualifier.

QUAL – VENDOR\_DEV\_ID – default – first DWORD

— PCI\_COMPATIBLE- first 256 bytes or as many specified

- Any other specific fields in PCI compatible space
- Extended Config space
- Any specific fields in extended Config space

### A.1.11 MACRO\_READ\_DATA\_FROM\_PTC (START\_ADDR, BYTE\_COUNT, BAR\_NUM)

Description: Read from the memory behind the PTC's BAR. By default, this will be the trace buffer memory. There is at least one BAR in the PTC.

START\_ADDR – Start address at which the read begins

BYTE\_COUNT – Number of bytes to read

BAR\_NUM – When there is more than one BAR implemented by the test equipment, this will specify the BAR behind which the memory read shall take place.

### A.1.12 MACRO\_READ\_DATA\_FROM\_KEP (START\_ADDR, BYTE\_COUNT, BAR\_NUM)

Description: Read from the memory behind the KEP's BAR. There is at least one BAR in the KEP.

START\_ADDR – Start address at which the read begins

BYTE\_COUNT – Number of bytes to read

BAR\_NUM – When there is more than one BAR implemented by the test equipment, this will specify the BAR behind which the memory read shall take place.

### 5 **A.1.13 MACRO\_WRITE\_DATA\_TO\_PTC (START\_ADDR, DATA\_PATTERN, BYTE\_COUNT, BAR\_NUM)**

Description: Write to the memory behind the PTC's BAR. There is at least one BAR in the PTC.

START\_ADDR – Start address at which the write begins

DATA\_PATTERN – A DWORD pattern that will be repeated up to the byte count. In the case of  
10 partial fills, the lower bytes of the pattern shall be used as needed.

BYTE\_COUNT – Number of bytes to write

BAR\_NUM – When there is more than one BAR implemented by the test equipment, this will  
specify the BAR behind which the memory write shall take place.

### 15 **A.1.14 MACRO\_WRITE\_DATA\_TO\_KEP (START\_ADDR, DATA\_PATTERN, BYTE\_COUNT, BAR\_NUM)**

Description: Write to the memory behind the KEP's BAR. There is at least one BAR present in the  
KEP.

START\_ADDR – Start address at which the write begins

DATA\_PATTERN – A DWORD pattern that will be repeated up to the byte count. In the case of  
20 partial fills, the lower bytes of the pattern shall be used as needed.

BYTE\_COUNT – Number of bytes to write

BAR\_NUM – When there is more than one BAR implemented by the test equipment, this will  
specify the BAR behind which the memory write shall take place.

### **A.1.15 MACRO\_PTC\_CLEANUP ()**

25 Description: Disarm the PTC and do any other clean up needed on the PTC (test equipment).

## A.2 GENERAL

### A.2.1 MACRO\_ENABLE\_LINK (ACTION)

Description: Enable and disable the link at any of the downstream ports on the PTC device.

ACTION – Set the link state:

YES – Enables Link

—NO – Disables Link

### A.2.2 StepsProcedure to EnterReach L0 at 2.5 GT/s (or to Enter Recovery.RcvrLock at higher speed) Using a PTC

The following sections describe standard sequences to enter L0 (if DUT only supports 2.5 GT/s), or Recovery.RcvrLock (if DUT supports higher than 2.5 GT/s) when using a PTC to test a DUT. Each step is followed by a recommended value of the training set in terms of symbols (see Table 2).

Table 2. Symbol Descriptions

Symbol	Description/Value (in Hex)
COM	BC for 8b/10b 1E for 128b/130b
PAD	F7
N_FTS	10
LINK_RCVD	8 bit received link number
LANE_RCVD	8 bit received lane number
<del>TXPRERxd</del>	<del>4 bit received TX Preset Request</del>

#### A.2.2.1 DUT is a Motherboard or a Downstream Switch Port (2.5 GT/s)

1. The PTC starts in the Detect.Quiet state and waits for 12 ms and then transitions to Detect.Active.
2. In Detect.Active PTC performs receiver detection, on detecting a receiver it transitions to Polling.Active. On absence of a receiver it goes back to the Detect.Quiet state.
3. In Polling.Active state the PTC transmits TS1s with link and lane numbers set to PAD, the enter compliance bit set to 0 and loopback bit set to 0. All ~~three defined~~ speeds: 2.5 GT/s, 5.0 GT/s, ~~and~~ 8.0 GT/s, and 16.0 GT/s shall be advertised.

**Commented [FN391]:** B40: Add 16.0 GT/s.

## MACROS

```
5 TX_Data = (COM, PAD, PAD, N_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
4. After transmitting 1024 TS1s and receiving either a) 8 consecutive TS2s (or complement) with
link and lane number set to PAD or b) 8 consecutive TS1s (or complement) with link and lane
numbers set to PAD, the PTC transitions to Polling.Configuration.
10 TX_Data = (COM, PAD, PAD, N_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
```



- 5 5. In Polling.Configuration the PTC transmits TS2s with loopback bit set to 0 and link and lane numbers set to PAD. The PTC transitions to Configuration.Linkwidth.Start after receiving 8 consecutive TS2s with link and lane numbers set to PAD and transmitting 16 TS2s after receiving the first TS2.
- 10 TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45)
6. The PTC transmits TS1s with link and lane numbers set to PAD. After receiving 2 consecutive TS1s with the same link number that is not PAD and lane number set to PAD, PTC transitions to Configuration.Linkwidth.Accept.
- 15 TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
7. PTC transmits TS1s with the link number set to the received link number and lane number set to PAD. After receiving 2 identical TS1s, PTC transmits TS1s with the received link and lane numbers. The next state is Configuration.Lanenum.Wait.
- 20 TX\_Data = (COM, LINK\_RCVD, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
8. The PTC transmits TS1s with link and lane number identical to the ones received. The PTC transitions to Configuration.Lanenum.Accept after receiving 2 consecutive TS2s.
- 25 TX\_Data = (COM, LINK\_RCVD, LANE\_RCVD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
9. In the Configuration.Lanenum.Accept state the PTC transmits TS1s with link and lane number identical to the ones received. Next state is Configuration.Complete after receiving 2 consecutive TS2s.
- 30 TX\_Data = (COM, LINK\_RCVD, LANE\_RCVD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
10. In Configuration.Complete state the PTC transmits TS2s with the same link and lane numbers. After 8 consecutive TS2s are received with identical data rate identifiers (including identical Link Upconfigure Capability bit (Symbol 4, bit 6)), and link and lane numbers same as the previous non-PAD values, and 16 TS2s are transmitted after receiving the first TS2, the next state is Configuration.Idle. The Retimer Present bit (Symbol 5, bit 4) and the Two Retimers Present bit (Symbol 5, bit 5) are recorded from the received 8 consecutive TS2s, and if both are 0, then clear the RETIMER\_PRESENT\_FLAG to 0, otherwise if either or both are 1, then set the RETIMER\_PRESENT\_FLAG to 1.
- 35 TX\_Data = (COM, LINK\_RCVD, LANE\_RCVD, N\_FTS, 0x0E, 0x00, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45)
- 40 11. In Configuration.Idle the PTC transmits idle symbols. After receiving 8 consecutive idle symbol times and transmitting 16 idle symbols after receiving the first idle symbol, the PTC transitions to either L0 or Recovery.RevrLock if it wants to bypass L0.
- TX\_Data = 0x00

**Commented [FN392]:** B40: Some tests must be skipped if a retimer is present on the link under test.

### 5 A.2.2.2 DUT is an Add-in Card or an Upstream Switch Port ~~(2.5 GT/s)~~

1. The PTC starts in the Detect.Quiet state and waits either for 12 ms or for Electrical Idle to be broken on any Lane and then transitions to Detect.Active.
2. In Detect.Active PTC performs receiver detection, on detecting a receiver it transitions to Polling.Active, otherwise it goes back to Detect.Quiet.
3. In Polling.Active state the PTC transmits TS1s with link and lane numbers set to PAD, the enter compliance bit set to 0 and loopback bit set to 0. All ~~three defined~~ speeds: 2.5 GT/s, 5.0 GT/s, ~~and 8.0 GT/s, and 16.0 GT/s~~ shall be advertised.

TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)

4. After transmitting 1024 TS1s and receiving either a) 8 consecutive TS2s (or complement) with link and lane number set to PAD or b) 8 consecutive TS1s (or complement) with link and lane numbers set to PAD the PTC transitions to Polling.Configuration.

TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)

5. In Polling.Configuration the PTC transmits TS2s with loopback bit set to 0 and link and lane numbers set to PAD. The PTC transitions to Configuration.Linkwidth.Start after receiving 8 consecutive TS2s with link and lane numbers set to PAD and transmitting 16 TS2s after receiving the first TS2.

TX\_Data = (COM, PAD, PAD, N\_FTS, 0x0E, 0x00, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45)

6. The PTC transmits TS1s with link number set to 1 and lane numbers set to PAD. After receiving 1 TS1 with link and lane number set to PAD and 2 consecutive TS1s with the non-PAD link number that is transmitted by the PTC and lane number set to PAD, PTC transitions to Configuration.Linkwidth.Accept.

TX\_Data = (COM, 0x01, PAD, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)

7. In this substate the PTC transmits TS1s with the link number set to 1 and lane number set to 0. The next state is Configuration.Lanenum.Wait.

TX\_Data = (COM, 0x01, 0x00, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)

8. The PTC transmits TS1s with link and lane number set to 1 and 0 respectively. After receiving 2 consecutive TS1s with link and lane number set to 1 and 0 the PTC transitions to Configuration.Lanenum.Accept.

TX\_Data = (COM, 0x01, 0x00, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)

Commented [FN393]: B40: Add 16.0 GT/s.

- 5 9. The PTC transmits TS1s with link and lane number set to 1 and 0 respectively. After receiving 2 consecutive TS1s with link and lane number set to 1 and 0 the PTC transitions to Configuration.Complete.  
TX\_Data = (COM, 0x01, 0x00, N\_FTS, 0x0E, 0x00, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A, 0x4A)
- 10 10. In Configuration.Complete state the PTC transmits TS2s with the same link and lane numbers set to 1 and 0 respectively. After 8 consecutive TS2s are received with identical data rate identifiers (including identical Link Upconfigure Capability bit (Symbol 4, bit 6)), and link and lane numbers set to 1 and 0 respectively, and 16 TS2s are transmitted after receiving the first TS2, the next state is Configuration.Idle. The Retimer Present bit (Symbol 5, bit 4) and the Two Retimers Present bit (Symbol 5, bit 5) are recorded from the received 8 consecutive TS2s, and if both are 0, then clear the RETIMER\_PRESENT\_FLAG to 0, otherwise if either or both are 1, then set the RETIMER\_PRESENT\_FLAG to 1.
- 15 TX\_Data = (COM, 0x01, 0x00, N\_FTS, 0x0E, 0x00, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45, 0x45)
- 20 11. In Configuration.Idle the PTC transmits idle symbols. After receiving 8 consecutive idle symbol times and transmitting 16 idle symbols after receiving the first idle symbol, the PTC transitions to either L0 (if the DUT only support 2.5 GT/s) or Recovery.RcvrLock (if the DUT supports higher than 2.5 GT/s and the PTC# wants to bypass L0).  
TX\_Data = 0x00

**Commented [FN394]:** B40: Some tests must be skipped if a retimer is present on the link under test.

### 25 A.2.3 Procedure to Reach L0 at 5.0 GT/s

Follow these steps to reach L0 at 5.0 GT/s:

1. Follow the steps in Section A.2.2.1 (if DUT is a downstream port) or Section ~~0A.2.2.2~~ (if DUT is an upstream port) to reach Recovery.RcvrLock at 2.5 GT/s.
2. The PTC shall transmit TS1 with the link and lane number that were finalized in the Configuration state. The speed\_change bit shall be set to 1 and up to 5.0 GT/s speed shall be advertised.
3. After receiving 8 consecutive TS1s or 8 consecutive TS2s with same link and lane numbers the PTC shall transition to Recovery.RcvrCfg.
- 35 4. The PTC shall transmit TS2s with link and lane number set to the ones finalized during the Configuration state, speed\_change bit set to 1 and up to 5.0 GT/s being advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 5.0 GT/s advertised, and after 32 TS2s with speed\_change bit set to 1 and up to 5.0 GT/s being advertised have been transmitted after receiving the first TS2 with speed\_change bit set to 1 including 5.0 GT/s advertised.
- 40 5. The PTC shall send an EIOS and go to electrical idle. The PTC shall switch to 5.0 GT/s ~~at~~ 0.5 ms after transmitting the EIOS. After 0.5 ms it shall reenter Recovery.RcvrLock at 5.0 GT/s.
- 45 6. The PTC shall transmit TS1s at 5.0 GT/s with non-PAD link and lane numbers and speed\_change bit set to 0 and up to 5.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with non-PAD link and lane numbers and speed\_change bit set to 0 including 5.0 GT/s advertised, the PTC shall transition to Recovery.RcvrCfg.

- 5 7. The PTC shall transmit TS2s with non-PAD link and lane numbers and speed\_change bit set to 0 and up to 5.0 GT/s being advertised. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including 5.0 GT/s advertised, and after at least 16 TS2s have been transmitted after receiving the first TS2, the PTC shall transition to Recovery.Idle.
- 10 8. The PTC shall transmit idle data. After receiving 8 symbol times of idle data and after at least 16 idle symbols have been transmitted after receiving the first idle symbol the PTC shall transition to L0.

## A.2.4 Procedure to Reach L0 at 8.0 GT/s

### A.2.4.1 DUT is a Motherboard or a Downstream Port of a Switch

Follow these steps to reach L0 at 8.0 GT/s:

- 15 1. Follow the steps in Section A.2.2.1 to reach Recovery.RcvrLock at 2.5 GT/s.
2. The PTC transmits TS1s with the non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1 and up to 8.0 GT/s being advertised. ~~All three speeds are advertised~~. After receiving 8 consecutive TS1s or 8 consecutive TS2s with the identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.
- 20 3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall let the DUT start at 8.0 GT/s using its own default Tx preset settings and not send any preset requests. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted after receiving the first TS2 and without interruption by an EIEOS, both the PTC and the DUT transition to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS then the counting shall be reset and the 32 TS2s ~~have~~ to be retransmitted.
- 25 4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed as follows. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
- 30 5. The PTC enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization set to the presets it received in the EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms of entering Phase 0 at 8.0 GT/s, the PTC transitions to Phase 1 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is ~~considered to be~~ failing and the link falls back to 2.5 GT/s.
- 35 6. In Phase 1 at 8.0 GT/s, the PTC transmits TS1s with EC = 01b, preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 8.0 GT/s. In Phase 1 at 8.0 GT/s it notes the values of the FS and the LF being sent by the DUT. If 2 valid TS1s as described above are not received within 2 ms, the test is ~~considered to be~~ failing and the link falls back to 2.5 GT/s.
- 40

7. In Phase 2 at 8.0 GT/s, the PTC transmits TS1s with EC = 10b. The PTC shall request appropriate valid coefficients. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should see the new coefficients being reflected by within 1.5  $\mu$ s in the bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). The PTC may keep requesting different coefficients and choose the optimal one. After finalizing on the coefficients the PTC shall transition to Phase 3 at 8.0 GT/s. ~~The PTC may keep requesting different coefficients and choose the optimal one.~~
8. In Phase 3 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 11b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns after receiving the new request in 2 consecutive TS1s and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. ~~The~~ This step 8 can be repeated multiple times by the DUT. During Phase 3 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 11b. After receiving 2 consecutive TS1s with EC = 00b the PTC shall reenter Recovery.RcvrLock.
9. Now the PTC transmits TS1s at 8.0 GT/s data rate. The PTC sets speed\_change bit to 0 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers the PTC transitions to Recovery.RcvrCfg.
10. The PTC transmits TS2s. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including 8.0 GT/s advertised, and at least 16 consecutive TS2s have been transmitted after receiving the first TS2, the PTC transitions to Recovery.Idle.
11. The PTC shall now transmit a SDS ~~Ordered Set~~ and then keep transmitting logical idle symbols 0x00. After receiving 8 symbol times of idle data and after at least 16 idle symbols have been transmitted after receiving the first idle symbol the PTC shall transition to L0.

#### A.2.4.2 DUT is an Add-in Card or an Upstream Port of a Switch

Follow these steps to reach L0 at 8.0 GT/s:

1. Follow the steps in Section 0A.2.2.2 to reach Recovery.RcvrLock at 2.5 GT/s.
2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1 and up to 8.0 GT/s being advertised. ~~All three speeds are advertised.~~ After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. PTC can choose to transmit Presets using the EQ TS2 (bits 6:3 of symbol 6) and set the bit 7 of symbol 6 to 1. If not, the DUT will start the 8.0 GT/s using its own default settings. After receiving 8 consecutive TS2s with speed\_change bit set to 1 ~~and including~~ 8.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.

- 5 4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s within 0.5 ms. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
- 10 5. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed.
6. The PTC enters Phase 1 at 8.0 GT/s of the Recovery.Equalization state whereas DUT enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization set presets it feels appropriate to the trace length; and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
- 15 7. In Phase 2 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 10b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. ~~The~~ This step 7 can be repeated multiple times by the DUT. During Phase 2 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 10b. After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 8.0 GT/s.
- 20 8. In Phase 3 at 8.0 GT/s, the PTC transmits TS1s with EC = 11b, preset set to the one requested in the EQ TS2s it received from the DUT and reflect its current coefficient values. In Phase 3 at 8.0 GT/s the PTC shall request appropriate valid coefficients. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should see the new coefficients being reflected by within 1.5  $\mu$ s in the bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). The PTC may keep requesting different coefficients and choose the optimal one. After finalizing on the ~~coefficients~~ coefficients, the PTC shall transition to Recovery.RcvrLock.
- 25 9. Now the PTC transmits TS1s at 8.0 GT/s data rate with EC = 00b. The PTC sets speed\_change bit to 0 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers the PTC transitions to Recovery.RcvrCfg.
- 30 10. The PTC transmits TS2s. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including 8.0 GT/s advertised, and at least 16 TS2s have been transmitted after receiving the first TS2, without interruption from EIEOS, the PTC transitions to Recovery.Idle.
- 40 11. The PTC shall now transmit a SDS ~~Ordered Set~~ and then keep transmitting logical idle symbols 0x00. After receiving 8 symbol times of idle data and after at least 16 idle symbols have been transmitted after receiving the first idle symbol the PTC shall transition to L0.

## A.2.5 Procedure to Reach L0 at 16.0 GT/s

Commented [FN395]: B40: Add 16.0 GT/s.

### A.2.5.1 DUT is a Motherboard or a Downstream Port of a Switch

Follow these steps to reach L0 at 16.0 GT/s:

1. Follow the steps in Section A.2.2.1 to reach Recovery.RcvrLock at 2.5 GT/s.
2. The PTC transmits TS1s with the non-PAD link and lane numbers set during the Configuration states. The speed\_change bit is set to 1 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with the identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.
3. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall let the DUT start at 8.0 GT/s using its own default Tx preset settings and not send any preset requests. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted after receiving the first TS2 and without interruption by an EIEOS, both the PTC and the DUT transition to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS then the counting shall be reset and the 32 TS2s have to be retransmitted.
4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed as follows. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
5. The PTC enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization set to the presets it received in the EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms of entering Phase 0 at 8.0 GT/s the PTC transitions to Phase 1 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
6. In Phase 1 at 8.0 GT/s, the PTC transmits TS1s with EC = 01b, preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 8.0 GT/s. In Phase 1 at 8.0 GT/s it notes the values of the FS and the LF being sent by the DUT. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
7. In Phase 2 at 8.0 GT/s, the PTC transmits TS1s with EC = 10b. The PTC shall request appropriate valid coefficients. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should see the new coefficients being reflected by within 1.5  $\mu$ s in the bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). The PTC may keep requesting different coefficients and choose the optimal one. After finalizing on the coefficients, the PTC shall transition to Phase 3 at 8.0 GT/s.



8. In Phase 3 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 11b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns after receiving the new request in 2 consecutive TS1s and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 3 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 11b. After receiving 2 consecutive TS1s with EC = 00b the PTC shall reenter Recovery.RcvrLock.
9. The PTC transmits TS1s with the non-PAD link and lane numbers set during the Configuration states. The speed change bit is set to 1 and up to 16.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with the identical link and lane numbers to the ones being transmitted the PTC transitions to Recovery.RcvrCfg.
10. The PTC transmits TS2s with non-PAD link and lane numbers. The PTC shall let the DUT start at 16.0 GT/s using its own default Tx preset settings and not send any preset requests. After receiving 8 consecutive TS2s with speed change bit set to 1 including 16.0 GT/s advertised, and after at least 32 TS2s with speed change bit set to 1 and up to 16.0 GT/s being advertised have been transmitted after receiving the first TS2 and without interruption by an EIEOS, both the PTC and the DUT transition to Recovery.Speed. If the 32 TS2s are interrupted by an EIEOS then the counting shall be reset and the 32 TS2s have to be retransmitted.
11. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 16.0 GT/s data rate 0.5 ms after transmitting the EIOS. The next state is Recovery.RcvrLock at 16.0 GT/s data rate. Now the new data rate is 16.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed as follows. The PTC shall start a counter with the first symbols being transmitted at 16.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
12. The PTC enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 00b, Tx equalization set to the presets it received in the 8GT EQ TS2s, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms of entering Phase 0 at 16.0 GT/s the PTC transitions to Phase 1 at 16.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
13. In Phase 1 at 16.0 GT/s, the PTC transmits TS1s with EC = 01b, preset set to the one requested in the EQ TS2s it received from the DUT and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 10b within 2 ms it transitions to Phase 2 at 16.0 GT/s. In Phase 1 at 16.0 GT/s it notes the values of the FS and the LF being sent by the DUT. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
14. In Phase 2 at 16.0 GT/s, the PTC transmits TS1s with EC = 10b. The PTC shall request appropriate valid coefficients. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should see the new coefficients being reflected by within 1.5  $\mu$ s in the bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). The PTC may keep requesting different coefficients and choose the optimal one. After finalizing on the coefficients, the PTC shall transition to Phase 3 at 16.0 GT/s, but if a Retimer was detected (RETIMER\_PRESENT\_FLAG is 1) this transition will be delayed for 26 ms.

**Commented [FN396]:** B40: Retimer's presence means that this transition must not occur for 24 ms +/- 2ms. This only applies to 16.0 GT/s.



- 5 15. In Phase 3 at 16.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 11b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns after receiving the new request in 2 consecutive TS1s and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 3 at 16.0 GT/s the PTC shall always transmit TS1 with EC = 11b. After receiving 2 consecutive TS1s with EC = 00b the PTC shall reenter Recovery.RcvrLock.
- 10 16. Now the PTC transmits TS1s at 16.0 GT/s data rate. The PTC sets speed\_change bit to 0 and up to 16.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers the PTC transitions to Recovery.RcvrCfg.
17. The PTC transmits TS2s. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including 16.0 GT/s advertised, and at least 16 consecutive TS2s have been transmitted after receiving the first TS2, the PTC transitions to Recovery.Idle.
- 20 18. The PTC shall now transmit a **Control SKP OS**, followed by a SDS OS, and then keep transmitting logical idle symbols 0x00. After receiving 8 symbol times of idle data and after at least 16 idle symbols have been transmitted after receiving the first idle symbol the PTC shall transition to L0.

Commented [FN397]: B40: New requirement.

#### A.2.5.2 DUT is an Add-in Card or an Upstream Port of a Switch

25 Follow these steps to reach L0 at 16.0 GT/s:

1. Follow the steps in Section A.2.2.2 to reach Recovery.RcvrLock at 2.5 GT/s.
  2. The PTC transmits TS1s with link and lane numbers set during the Configuration states. The speed\_change bit is set to 1 and up to 8.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
  3. The PTC transmits TS2s with non-PAD link and lane numbers. PTC can choose to transmit Presets using the EQ TS2 (bits 6:3 of symbol 6) and set the bit 7 of symbol 6 to 1. If not, the DUT will start the 8.0 GT/s using its own default settings. After receiving 8 consecutive TS2s with speed\_change bit set to 1 including 8.0 GT/s advertised, and after at least 32 TS2s with speed\_change bit set to 1 and up to 8.0 GT/s being advertised have been transmitted, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.
  4. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 8.0 GT/s within 0.5 ms. The next state is Recovery.RcvrLock at 8.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 8.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
  5. Now the new data rate is 8.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed.
- 45

- 5 6. The PTC enters Phase 1 at 8.0 GT/s of the Recovery.Equalization state whereas DUT enters Phase 0 at 8.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization set presets it feels appropriate to the trace length, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 8.0 GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.
- 10 7. In Phase 2 at 8.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 10b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 2 at 8.0 GT/s the PTC shall always transmit TS1 with EC = 10b. After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 8.0 GT/s.
- 15 8. In Phase 3 at 8.0 GT/s, the PTC transmits TS1s with EC = 11b, preset set to the one requested in the EQ TS2s it received from the DUT and reflect its current coefficient values. In Phase 3 at 8.0 GT/s the PTC shall request appropriate valid coefficients. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should see the new coefficients being reflected by within 1.5  $\mu$ s in the bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). The PTC may keep requesting different coefficients and choose the optimal one. After finalizing on the coefficients the PTC shall transition to Recovery.RcvrLock.
- 20 9. The PTC transmits TS1s at 8.0 GT/s data rate with EC = 00b. The speed change bit is set to 1 and up to 16.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane number to the one being transmitted the PTC transitions to Recovery.RcvrCfg.
- 25 10. The PTC transmits TS2s with non-PAD link and lane numbers. PTC can choose to transmit Presets using the 8GT EQ TS2 (bits 6:3 of symbol 7) and set bit 7 of symbol 7 to 1. If not, the DUT will start the 16.0 GT/s using its own default settings. After receiving 8 consecutive TS2s with speed change bit set to 1 including 16.0 GT/s advertised, and after at least 32 TS2s with speed change bit set to 1 and up to 16.0 GT/s being advertised have been transmitted, after receiving the first TS2 and without interruption by an EIEOS, the PTC transitions to Recovery.Speed. If the transmission of 32 TS2s is interrupted by an EIEOS, then the counting shall be reset and the 32 TS2s have to be retransmitted.
- 30 11. In Recovery.Speed the PTC transmits 1 EIOS and goes to electrical idle. The PTC switches to 16.0 GT/s within 0.5 ms. The next state is Recovery.RcvrLock at 16.0 GT/s data rate. The PTC shall start a counter with the first symbols being transmitted at 16.0 GT/s, to keep a track of the number of blocks being transmitted. This counter shall be used for scheduling SKP OS being transmitted.
- 35 12. Now the new data rate is 16.0 GT/s and Recovery.Equalization is entered through Recovery.RcvrLock and link equalization is performed.
- 40 13. The PTC enters Phase 1 at 16.0 GT/s of the Recovery.Equalization state whereas DUT enters Phase 0 at 16.0 GT/s. The PTC transmits TS1s with EC = 01b, Tx equalization set presets it feels appropriate to the trace length, and reflects its current coefficient values. After receiving 2 consecutive TS1s with EC = 01b within 2 ms the PTC should transition to Phase 2 at 16.0
- 45 GT/s.

GT/s. If 2 valid TS1s as described above are not received within 2 ms, the test is considered to be failing and the link falls back to 2.5 GT/s.

14. In Phase 2 at 16.0 GT/s the DUT might try to adjust the PTC's coefficients. After receiving 2 consecutive TS1s with EC = 10b, and coefficients that are different than the ones currently used by the PTC, the PTC shall switch to the new coefficients within 500 ns and reflect them in bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). If the coefficients are not valid, they shall be still reflected in the symbol 7, 8, and 9 but the PTC shall set the Reject Coefficient bit in bit 7 of symbol 9. This step can be repeated multiple times by the DUT. During Phase 2 at 16.0 GT/s the PTC shall always transmit TS1 with EC = 10b. After receiving 2 consecutive TS1s with EC = 11b the PTC transitions to Phase 3 at 16.0 GT/s.

15. In Phase 3 at 16.0 GT/s, the PTC transmits TS1s with EC = 11b, preset set to the one requested in the EQ TS2s it received from the DUT and reflect its current coefficient values. In Phase 3 at 16.0 GT/s the PTC shall request appropriate valid coefficients. The PTC shall obtain new block alignment every time it receives the new coefficients. The PTC should see the new coefficients being reflected by within 1.5  $\mu$ s in the bits 5:0 in symbol 7, 8, and 9 (byte 8, 9, and 10, respectively). The PTC may keep requesting different coefficients and choose the optimal one. After finalizing on the coefficients the PTC shall transition to Recovery.RcvrLock, but if a Retimer was detected (RETIMER\_PRESENT\_FLAG is 1) this transition will be delayed for 26 ms.

16. Now the PTC transmits TS1s at 16.0 GT/s data rate with EC = 00b. The PTC sets speed\_change bit to 0 and up to 16.0 GT/s being advertised. After receiving 8 consecutive TS1s or 8 consecutive TS2s with identical link and lane numbers the PTC transitions to Recovery.RcvrCfg.

17. The PTC transmits TS2s. After receiving 8 consecutive TS2s with speed\_change bit set to 0 including 16.0 GT/s advertised, and at least 16 TS2s have been transmitted after receiving the first TS2, without interruption from EIEOS, the PTC transitions to Recovery.Idle.

18. The PTC shall now transmit a Control SKP OS, followed by a SDS OS, and then keep transmitting logical idle symbols 0x00. After receiving 8 symbol times of idle data and after at least 16 idle symbols have been transmitted after receiving the first idle symbol the PTC shall transition to L0.

**Commented [FN398]:** B40: Retimer's presence means that this transition must not occur for 24 ms +/- 2ms. This only applies to 16.0 GT/s.

**Commented [FN399]:** B40: New requirement.



## Appendix B. Acknowledgements

- |   |   |
|---|---|
| <ul style="list-style-type: none"> <li>❑ AMD           <ul style="list-style-type: none"> <li>• Gord Caruk</li> <li>• Jon Cheung</li> <li>• Dean Gonzales</li> <li>• Betty Luk</li> <li>• Anthony Tam</li> <li>• Wayne Yun</li> </ul> </li> <li>❑ <u>Avago</u> <ul style="list-style-type: none"> <li>• <u>Nagamanivel Balasubramaniyan</u></li> <li>• <u>Swapnajt Mitra</u></li> <li>• <u>Satish Venugopal</u></li> </ul> </li> <li>❑ <u>IDT</u> <ul style="list-style-type: none"> <li>• <u>Mike Chessin</u></li> </ul> </li> <li>❑ <u>Intel</u> <ul style="list-style-type: none"> <li>• <u>Dan Froelich</u></li> <li>• <u>Manisha Nilange</u></li> <li>• <u>Akshay Pethc</u></li> <li>• <u>Marc Wells</u></li> </ul> </li> <li>❑ <del>Keysight</del> <del>Agilent</del> <ul style="list-style-type: none"> <li>• Rick Eads</li> <li>• <del>Gordon Getty</del></li> <li>• Thorsten Goetzelmann</li> <li>• Rob Vezina</li> </ul> </li> <li>❑ <del>Lenovo</del> <del>IBM</del> <ul style="list-style-type: none"> <li>• Will Atherton</li> <li>• Dustin Patterson</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>❑ <u>LSI</u> <ul style="list-style-type: none"> <li>• <u>Richard Solomon</u></li> </ul> </li> <li>❑ <u>NVIDIA</u> <ul style="list-style-type: none"> <li>• <u>Raymond Barrios</u></li> <li>• <u>Steve Glaser</u></li> <li>• <u>Bill Simms</u></li> <li>• <u>Mark Taylor</u></li> </ul> </li> <li>❑ <u>QuestTech</u> <ul style="list-style-type: none"> <li>• <u>Jerry Kinsley</u></li> <li>• <u>Rich Minter</u></li> <li>• <u>Dan Neal</u></li> </ul> </li> <li>❑ <u>Tektronix</u> <ul style="list-style-type: none"> <li>• <u>Sarah Boen</u></li> <li>• <u>Jit Lim</u></li> <li>• <u>Steve Reinhold</u></li> <li>• <u>Kalev Sepp</u></li> </ul> </li> <li>❑ <del>—</del></li> <li>❑ <del>IDT</del></li> <li>❑ <del>Mike Chessin</del></li> <li>❑ <del>Intel</del></li> <li>❑ <del>Dan Froelich</del></li> <li>❑ <del>Manisha Nilange</del></li> <li>❑ <del>Akshay Pethc</del></li> <li>❑ <del>Marc Wells</del></li> </ul> |
|---|---|

**Commented [FN400]:** UPT: Company name change.

**Commented [FN401]:** UPT: Company name change.

**Commented [FN402]:** UPT: Company association name change.

## Acknowledgements

### ▣ Teledyne LeCroy

- Gordon Getty

- Linden Hsu
- David Li
- Joseph Schachner

### ▣ LSI

- Richard Solomon

### ▣ NVIDIA

- Raymond Barrios
- Steve Glaser
- Bill Simms
- Mark Taylor

### ▣ Avago PLX

- Nagamanivel Balasubramanian
- Swapnajt Mitra
- Satish Venugopal

### ▣ QuestTech

- Jerry Kinsley
- Rich Minter
- Dan Neal

### ▣ Tektronix

- Sarah Boen
- Jit Lim
- Steve Reinhold
- Kalev Sepp

Commented [FN403]: UPT: Company name change.

Commented [FN404]: UPT: Company name change.